

# Sapphire RISC-V SoC Hardware and Software User Guide

UG-RISCV-SAPPHIRE-v2.0 October www.elitestek.com



# Contents

VerBiscy RISC-V Core	IV
	iv
Required Software	v
Required Hardware	V
Chanter 1. Install Software and SoC	G
Install the Efficient Contract of the Contract	0 C
Install the DISC V CDV	
Install the Love JDE	
Install the Java JRE	/
Chapter 2: IP Manager	8
Customizing the Sapphire SoC	10
Modify the Bootloader	14
	10
Chapter 3: Program the Board with the Sapphire KIL Design	
About the Example Design	
Enable the On-Board TO MHZ Oscillator	
Installing USB Drivers	18
Program the Development Board	
Chapter 4: Simulate	
	24
Chapter 5: Launch Eclipse	
Set Global Environment variables	
Chapter 6: Create and Build a Software Project	23
Create a New Project	23
Import Project Settings (Optional)	23
Enable Debugging	24
Build	24
Charter 7. Debug with the OpenOCD Debugger	25
Import the Debug Configuration	<b>23</b>
Debug	
Debug	25
Chapter 8: Create Your Own RTL Design	25 
Debug Chapter 8: Create Your Own RTL Design Target another FPGA	25 
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board	
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board	
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board Create a Custom AXI4 Slave Peripheral	
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board Create a Custom AXI4 Slave Peripheral Create a Custom APB3 Peripheral	23 26 28 28 28 28 29 29 29 30
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board Create a Custom AXI4 Slave Peripheral Create a Custom APB3 Peripheral Use another DDR DRAM Module	23 26 28 28 28 28 29 29 29 30 30
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board Create a Custom AXI4 Slave Peripheral Create a Custom APB3 Peripheral Use another DDR DRAM Module Use the I <sup>2</sup> C Interface for a Peripheral instead of DDR Calibration	23 26 28 28 28 29 29 29 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board Create a Custom AXI4 Slave Peripheral Create a Custom APB3 Peripheral Use another DDR DRAM Module Use the I <sup>2</sup> C Interface for a Peripheral instead of DDR Calibration Remove Unused Peripherals from the RTL Design	25 26 28 28 28 29 29 29 29 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design Target another FPGA Update the FTDI Driver for another 易灵思 Board Target Your Own Board Create a Custom AXI4 Slave Peripheral Create a Custom APB3 Peripheral Use another DDR DRAM Module Use the I <sup>2</sup> C Interface for a Peripheral instead of DDR Calibration Remove Unused Peripherals from the RTL Design	23 26 28 28 28 29 29 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	23 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 31 31
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30
Debug Chapter 8: Create Your Own RTL Design	25 26 28 28 28 29 29 29 30 30 30 30 30 30 30 30 30 30 30 30 30

freertosUartInterruptDemo Example	37
i2cDemo Example	37
i2cSlaveDemo Design	
memTest Example	
readFlash Example	
spiDemo Example	38
timerAndGpioInterruptDemo Example	39
LartInterruntDemo Example	39
userInterruntDemo Example	39
writeFlash Example	39
Chapter 10: Using a UART Module	40
Set Up a USB-to-UART Module (Trion)	40
Open a Terminal	41
Enable Telnet on Windows	
Chanter 11, Using a Soft ITAC Care for Evennla Designs	40
Connect the ETDL Cable	
	44
Chapter 12: Troubleshooting	
Error 0x80010135: Path too long (Windows)	
OpenOCD Error: timed out while waiting for target halted	45
Memory Test	46
OpenOCD error code (-1073741515)	46
OpenOCD Error: no device found	10 Д7
OpenOCD Error: failed to reset ETDI device: LIBLISB ERROR IO	،
OpenOCD Error: target 'fnga spinal cpu0' init failed	۲۴ ۸۷
Eclipso Earls to Launch with Evit Code 12	40
Eclipse Fails to Laurich with Exit Code 15	40 40
Lindefined Deference to 'coef'	
	40
Chapter 13: API Reference	
Control and Status Registers	49
GPIO API Calls	50
I <sup>2</sup> C API Calls	52
I/O API Calls	
Machine Timer API Calls	59
PLIC API Calls	
SPI API Calls	60
SPI Flash Memory API Calls	
UART API Calls	64
Handling Interrupts	
Revision History	
•	

# Introduction

易灵思 provides a soft RISC-V SoC, called Sapphire, that you can implement in Trion<sup>®</sup> or 钛金系列 FPGAs. This user guide describes how to:

- Build RTL designs using the Sapphire RISC-V SoC using an example design targeting an 易灵思<sup>®</sup> development board, and how to extend the example for your own application.
- Set up the software development environment using an example project, create your own software based on example projects, and use the API.

Figure 1: Designing Hardware and Software for the Sapphire RISC-V SoC



Learn more: Refer to the Sapphire RISC-V SoC Data Sheet for detailed specifications on the SoC.

# VexRiscv RISC-V Core

The Sapphire SoC is based on the VexRiscv core created by Charles Papon. The VexRiscv core is a 32-bit CPU using the ISA RISCV32I with M and C extensions, has five pipeline stages (fetch, decode, execute, memory, and writeback), and a configurable feature set.

In the Sapphire SoC, the VexRiscv core is user configurable, and can support AXI4 and APB3 bus interfaces and instruction and data caches. The processor can run at speeds up to 1.16 DMIPS/MHz.

The VexRiscv core won first place in the RISC-V SoftCPU contest in 2018.<sup>(1)</sup>

<sup>(1)</sup> https://www.businesswire.com/news/home/20181206005747/en/RISC-V-SoftCPU-Contest-Winners-Demonstrate-Cutting-Edge-RISC-V

# **Required Software**

To write software for the Sapphire SoC, you need the following tools. The SDK is available as a single download in the Support Center for Windows and Ubuntu operating systems.

### Efinity<sup>®</sup> Software

易灵思<sup>®</sup> development environment for creating RTL designs targeting Trion<sup>®</sup> or 钛金系列 FPGAs. The software provides a complete RTL-to-bitstream flow, simple, easy to use GUI interface, and command-line scripting support. Version: 2021.1 or higher

RISC-V SDK

**Eclipse MCU**—Open-source Java-based development environment that uses plug-ins to extend and customize its functionality. The GNU MCU Eclipse plug-in lets you develop applications for ARM and RISC-V cores.

Version: 2020-09 (4.17.0) Disk space required: 433 MB (Windows), 433 MB (Linux)

**xPack GNU RISC-V Embedded GCC**—Open-source, prebuilt toolchain from the xPack Project.

Version: 8.3.0-1.1 Disk space required: 1.78 GB (Windows), 1.73 GB (Linux)

**OpenOCD Debugger**—The open-source Open On-Chip Debugger (OpenOCD) software includes configuration files for many debug adapters, chips, and boards. Many versions of OpenOCD are available. The RISC-V flow requires a custom version of OpenOCD that includes the VexRiscv 32-bit RISC-V processor.

Version: 20200421

Disk space required: 9.4 MB (Windows), 7.4 MB (Linux)

**GNU MCU Eclipse Windows Build Tool (Windows Only)**—This open-source Windows-specific package helps to manage build projects and includes GNU make.

Version: 2.12-20190422-1053 Disk space required: 3.8 MB

#### Java JRE

Open-source Java 64-bit runtime environment; required for Eclipse. Version: 8 Update 241

https://www.java.com/en/download/manual.jsp (Java 8 official release) https://developers.redhat.com/products/openjdk/download (OpenJDK 8 or 11) http://jdk.java.net/16/ (OpenJDK 16)

# **Required Hardware**

- Trion<sup>®</sup> T120 BGA324 Development Board
- 5 or 12 V power cable
- Micro-USB cable
- Computer or laptop
- (Optional) USB to UART converter module
- (Optional) FTDI chip cable, C232HM-DDHSL-0, if you want to use the OpenOCD debugger and Efinity<sup>®</sup> Debugger simultaneously



**Note:** Some of the software examples provided with the SoC use a UART terminal to display messages. See **Set Up a USB-to-UART Module (Trion)** on page 40 for more information.

# Install Software and SoC

#### **Contents:**

- Install the Efinity Software
- Install the RISC-V SDK
- Install the Java JRE

# Install the Efinity<sup>®</sup> Software

If you have not already done so, download the Efinity<sup>®</sup> software from the Support Center and install it. For installation instructions, refer to the Efinity Software Installation User Guide.



Warning: Do not use spaces or non-English characters in the Efinity path.

# Install the RISC-V SDK

To install the SDK:

- 1. Download the file riscv\_sdk\_windows-v<version>.zip or riscv\_sdk\_ubuntuv<version>.zip from the Support Center.
- Create a directory for the SDK, such as c:\riscv-sdk (Windows) or home/ my\_name/riscv-sdk (Linux).
- **3.** Unzip the file into the directory you created. The complete SDK is distributed as compressed files. You do not need to run an installer.

#### Windows directory structure:

- SDK\_Windows
  - eclipse—Eclipse application.
  - GNU MCU Eclipse—Windows build tools.
  - openocd—OpenOCD debugger.
  - riscv-xpack-toolchain\_8.3.0-1.1\_windows—GCC compiler.
  - run\_eclipse.bat—Batch file that sets variables and launches Eclipse.
  - setup.bat—Batch file to set variables for running OpenOCD on the command line to flash the binary.

#### Ubuntu directory structure:

- SDK Ubuntu<version>
  - eclipse—Eclipse application.
  - openocd—OpenOCD debugger.
  - riscv-xpack-toolchain 8.3.0-1.1 linux—GCC compiler.
  - run eclipse.sh—Shell file that sets variables and launches Eclipse.
  - setup.sh—Shell file to set variables for running OpenOCD on the command line to flash the binary.

# Install the Java JRE

To install the JRE:

- Download the 64-bit version of the JRE or JDK for your operating system from https://www.java.com/en/download/manual.jsp (Java 8 official release) https://developers.redhat.com/products/openjdk/download (OpenJDK 8 or 11) http://jdk.java.net/16/ (OpenJDK 16)
- 2. Follow the installation instructions on the web site to install the JRE.



**Note:** You need a 64-bit version of the Java JRE. If you use a 32-bit version, when you try to launch Eclipse you will get an error that Java quit with exit code 13.

# **IP** Manager

#### **Contents:**

- Customizing the Sapphire SoC
- Modify the Bootloader

The Efinity<sup>®</sup> IP Manager is an interactive wizard that helps you customize and generate 易灵思<sup>®</sup> IP cores. The IP Manager performs validation checks on the parameters you set to ensure that your selections are valid. When you generate the IP core, you can optionally generate an example design targeting an 易灵思 development board and/or a testbench. This wizard is helpful in situations in which you use several IP cores, multiple instances of an IP core with different parameters, or the same IP core for different projects.

The IP Manager consists of:

- IP Catalog—Provides a catalog of IP cores you can select. Open the IP Catalog using the toolbar button or using Tools > Open IP Catalog.
- IP Configuration—Wizard to customize IP core parameters, select IP core deliverables, review the IP core settings, and generate the custom variation.
- IP Editor—Helps you manage IP, add IP, and import IP into your project.

### Generating Sapphire SoC with the IP Manager

The following steps explain how to customize an IP core with the IP Configuration wizard.

- **1.** Open the IP Catalog.
- 2. Choose an IP core and click Next. The IP Configuration wizard opens.
- 3. Enter the module name in the **Module Name** box.



Note: You cannot generate the core without a module name.

- **4.** Customize the IP core using the options shown in the wizard. For detailed information on the options, refer to the IP core's user guide or on-line help.
- 5. (Optional) In the **Deliverables** tab, specify whether to generate an IP core example design targeting an 易灵思<sup>®</sup> development board and/or testbench. For SoCs, you can also optionally generate embedded software example code. These options are turned on by default.
- 6. (Optional) In the Summary tab, review your selections.
- 7. Click Generate to generate the IP core and other selected deliverables.
- 8. In the **Review configuration generation** dialog box, click **Generate**. The Console in the **Summary** tab shows the generation status.



**Note:** You can disable the **Review configuration generation** dialog box by turning off the **Show Confirmation Box** option in the wizard.

**9.** When generation finishes, the wizard displays the **Generation Success** dialog box. Click **OK** to close the wizard.

The wizard adds the IP to your project and displays it under **IP** in the Project pane.

### Generated RTL Files

The IP Manager generates these files and directories:

- <module name>\_define.vh—Contains the customized parameters.
- <module name>\_tmpl.v—Verilog HDL instantiation template.
- <module name>\_tmpl.vhd—VHDL instantiation template.

- <module name>.v—IP source code.
- settings.json—Configuration file.
- <kit name>\_devkit—Has generated RTL, example design, and Efinity<sup>®</sup> project targeting a specific development board.
- **Testbench**—Contains generated RTL and testbench files.



**Note:** Refer to the IP Manager chapter of the Efinity Software User Guide for more information about the Efinity IP Manager.

### Generated Software Code

If you choose to output embedded software, the IP Manager saves it into the <project>/embedded sw/<SoC module> directory.

- bsp—Board specific package.
- config—Has the Eclipse project settings file and OpenOCD debug configuration settings files for Windows.
- config\_linux—Has the Eclipse project settings file and OpenOCD debug configuration settings files for Linux.
- software—Software examples.
- tool—Helper scripts.
- cpu0.yaml—CPU file for debugging.

#### Instantiating the SoC

The IP Manager creates these template files in the <project>/ip/<module name> directory:

- <module name>.v tmpl.v is the Verilog HDL module.
- <module name>.v\_tmpl.vhd is the VHDL component declaration and instantiation template.

To use the IP, copy and paste the code from the template file into your design and update the signal names to instantiate the IP.

**Important:** When you generate the IP, the software automatically adds the module file (<module name>.v) to your project and lists it in the **IP** folder in the Project pane. Do not add the <module name>.v file manually (for example, by adding it using the Project Editor); otherwise the Efinity<sup>®</sup> software will issue errors during compilation.



# Customizing the Sapphire SoC

You customize the Sapphire SoC using the IP Configuration wizard. The parameters are arranged on tabs so you can click through them more easily.

#### **Table 1: Sapphire SoC Tab Parameters**

Parameter	Options	Description
Frequency (MHz)	20 - 400	Enter the frequency in MHz. For the example design, if you change the frequency, you need to manually change the PLL setting and SDC timing constraint for io_systemClk to match the new frequency. Default: 100
Cache (I\$ and D\$)	DISABLE, ENABLE	Choose whether you want to include I\$ and D\$ caches.
Cache Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB	The size of the on-chip block RAM for the SoC. Default: 4 KB



**Important:** When running the SoC at high frequencies, 易灵思 recommends that you use the TIMING\_1 place and route optimization. To set this option:

- 1. Open the Project Editor.
- 2. Click the **Place and Route** tab.
- 3. Double-click the Value cell for --optimization\_level.
- 4. Choose TIMING\_1.
- 5. Click **OK** and then compile.

#### **Table 2: Sapphire Debug Tab Parameters**

Parameter	Options	Description
Soft Debug Tap	DISABLE, ENABLE	Choose whether you want to include a soft debug TAP for debugging.
		DISABLE: Default. The SoC uses the JTAG User TAP interface block to communicate with the OpenOCD debugger.
		ENABLE: The SoC has a soft JTAG interface to communicate with the OpenOCD debugger. You need to use this setting if you want to use the soft JTAG interface instead of the JTAG User TAP.
Target OpenOCD	Trion T120 BGA324 Development Board Trion T120 BGA576 Development Board Trion T20 BGA256 Development Board Xyloni Titanium Ti60 F225 Development Kit Custom	Chose which board you want to target with OpenOCD. Choose <b>Custom</b> to target your own board.
Custom Target OpenOCD	-	Enter the name of your board.

#### **Table 3: Sapphire Memory Tab Parameters**

Parameter	Options	Description
External Memory AXI3 Interface	ENABLE, DISABLE	ENABLE: Instantiate the AXI3 interface. DISABLE: Do not use the AXI3 interface.
External Memory AXI3 Data Width	32, 64, 128, 256	Choose the data width for the AXI3 interface. Default: 128
External Memory AXI3 Address Size	4 MB, 8 MB, 16 MB, 32 MB, 0.5 GB, 1 GB, 1.5 GB, 2 GB, 2.5 GB, 3 GB, 3.5 GB	Choose the address size for the AXI3 interface. Default: 3.5 GB

Parameter	Options	Description
On-Chip RAM Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB, 64 KB, 128 KB, 256 KB, 512 KB	Choose the size of the internal BRAM. Default: 4 KB

### Table 4: Sapphire UART Tab Parameters

Where n is 0, 1, or 2

Parameter	Options	Description
UART n	ENABLE, DISABLE	ENABLE: Instantiate the interface.
		DISABLE: Do not use the interface.
UART n Interrupt ID	1 - 18	Choose the interrupt ID for the UART. The IDs default to:
		UART 0: 1
		UART 1: 2
		UART 2: 3

#### Table 5: Sapphire SPI Tab Parameters

Where n is 0, 1, or 2.

Parameter	Options	Description
SPI n	ENABLE, DISABLE	ENABLE: Instantiate the interface.
		DISABLE: Do not use the interface.
SPI n Interrupt ID	1 - 18	Choose the interrupt ID for the SPI. The IDs default to:
		SPI 0: 4
		SPI 1: 5
		SPI 2: 6

#### Table 6: Sapphire I2C Tab Parameters

Where n is 0, 1, or 2.

Parameter	Options	Description
12C n	ENABLE, DISABLE	ENABLE: Instantiate the interface.
		DISABLE: Do not use the interface.
I2C n Interrupt ID	1 - 18	Choose the interrupt ID for the I <sup>2</sup> C. The IDs default to:
		I2C 0: 8
		I2C 1: 9
		I2C 2: 10

### Table 7: Sapphire GPIO Tab Parameters

### Where n is 0, 1, or 2.

Parameter	Options	Description
GPIO n	ENABLE, DISABLE	ENABLE: Instantiate the interface.
GPIO n Pin Width	1, 2, 4, 8, 16	Choose the number of pins for the GPIO. Default: 8
GPIO n Interrupt ID 0	1 - 18	Choose the interrupt ID for the I2C. The IDs default to: GPIO 0: 12 GPIO 1: 14
GPIO n Interrupt ID 1	1 - 18	Choose the interrupt ID for the I2C. The IDs default to: GPIO 0: 13 GPIO 1: 15

#### Table 8: Sapphire APB3 Tab Parameters

Where n is 0, 1, 2, 3, or 4.

Parameter	Options	Description
APB Slave Address Size	4 KB - 1 MB	Choose the APB slave size. This setting applies to all APB slaves.
APB3 n	ENABLE, DISABLE	ENABLE: Instantiate the interface. DISABLE: Do not use the interface.

#### Table 9: Sapphire AXI4 Tab Parameters

Where n is 0, 1, or 2.

Parameter	Options	Description
AXI Master	ENABLE, DISABLE	ENABLE: Instantiate the interface.
		DISABLE: Do not use the interface.
AXI Slave Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB, 64 KB, 128 KB, 256 KB, 512 KB, 1 MB, 2 MB, 4 MB, 8 MB, 16 MB, 32 MB, 64 MB, 128 MB, 256 MB	Choose the size of the AXI slave.
AXI Master n	ENABLE, DISABLE	ENABLE: Instantiate the interface. DISABLE: Do not use the interface.
AXI Master n Data Width	32, 64, 128	Choose the width of the AXI master. Do not specify an AXI master width that is larger than the external memory data width.

### Table 10: Sapphire User Interrupt Tab Parameters

Where n is 0 or 1.

Parameter	Options	Description
User n Interrupt	ENABLE, DISABLE	ENABLE: Instantiate the interface. DISABLE: Do not use the interface.
User n Interrupt ID	1 - 18	Choose the interrupt ID. The defaults are: User 0 Interrupt: 16 User 1 Interrupt: 17

#### Table 11: Sapphire Base Address Tab Parameters

Parameter	Options	Description		
Address Assignment Method	AUTO, Manual	AUTO: Automnatically assign an address to the enabled peripherals.		
		Manual: The user can assign addresses to the enabled peripherals.		
External Memory Base Address	_	Displays the base address. You cannot change it.		
AXI Slave Base Address	_	Displays the base address when the <b>Address Assignment</b>		
Peripheral and IO Base Address	_	Wethod is set to A010. When the <b>Address Assignment Method</b> is <b>Manual</b> , enter the base address value. The wizard automatically rounds the value to 16 MB aligned addresses during IP generation. For example, 0x41234567 is rounded to 0x41000000.		
UARTn Address Offset	-	Displays the base address when the <b>Address Assignment</b>		
SPIn Address Offset	-	When the Address Assignment Method is Manual enter base		
I2Cn Address Offset	-	address value. The wizard automatically rounds the value to 4		
GPIOn Address Offset	-	aligned addresses during IP generation. For example, 0x4123 is rounded to 0x41000.		
APB3n Address Offset	_	Displays the base address when the <b>Address Assignment</b> <b>Method</b> is set to AUTO.		
		When the <b>Address Assignment Method</b> is <b>Manual</b> , enter base address value. The wizard automatically rounds the value to APB sized aligned addresses during IP generation. For example, if the APB size is 64 KB, 0x23456 is rounded to 0x20000.		
On-Chip RAM Base Address	_	Displays the base address. You cannot change it.		

# Modify the Bootloader

When you generate the Sapphire SoC, the IP Manager creates a pre-built bootloader **.bin** to target the on-chip RAM size you selected. If you assigned the peripheral addresses manually, you need to create a custom bootloader according to the following instructions.



**Note:** You need the embedded software example code to make these changes; if you have not already done so, generate it.

#### Modify the Bootloader Software with External Memory Enabled

First you need to modify the bootloader code:

- 1. Open the **bootloaderConfig** file in the **embedded\_sw/**<SoC module>/bsp/ efinix/EfxSapphireSoc/app directory.
- 2. Change the #define USER\_SOFTWARE\_SIZE parameter for the new on-chip RAM size and save.
- **3.** In Eclipse, create a new project from the makefile in the **embedded\_sw/**<SoC module>**/software/standalone/bootloader** directory and compile it.

#### Modify the Bootloader Software without External Memory Enabled

First, you need to modify the bootloader linker script:

- 1. Open the **bootloader.ld** file in the **embedded\_sw/**<SoC module>/bsp/efinix/ EfxSapphireSoc/linker directory.
- 2. Replace the MEMORY and PHDRS code with the following code. The <br/>
  <br/>

```
MEMORY
{
    start (wxai!r) : ORIGIN = 0xF9000000, LENGTH = 512
    ram (wxai!r) : ORIGIN = <bootloader_address>, LENGTH = 1024
}
PHDRS
{
    start PT_LOAD;
    ram PT_LOAD;
}
```

Second you need to modify the bootloader code:

- Open the bootloaderConfig file in the embedded\_sw/<SoC module>/bsp/ efinix/EfxSapphireSoc/app directory.
- 2. Change the #define USER\_SOFTWARE\_SIZE parameter for the new on-chip RAM size and save.

Third, in Eclipse, create a new project from the makefile in the **embedded\_sw/**<SoC module>**/software/standalone/bootloader** directory and compile it.

#### **Re-Generate the Memory Initialization Files**

Next, you need to re-generate the memory initialization files using the **binGen.py** helper script. You find this script in the <project>/embedded\_sw/<SoC module>/tool directory. Use the command:

python binGen.py -b bootloader.bin -c EfxSapphireSoc -s <RAM size>

#### where:

<RAM size> is the on-chip RAM size you want to use.

This command generates the new memory initialization files. Copy these files into the same directory as your project **.xml** file, replacing the existing files.

Compile your design.

# Program the Board with the Sapphire RTL Design

#### **Contents:**

- About the Example Design
- Enable the On-Board 10 MHz Oscillator
- Installing USB Drivers
- Program the Development Board

Before working with software code, recommends that you program your board with an RTL design that instantiates the Sapphire SoC. When you generate the Sapphire SoC with the IP Manager, you can optionally generate an example Efinity<sup>®</sup> project and bitstream file to get you started quickly.

# About the Example Design

This example targets the Trion<sup>®</sup> T120 BGA324 Development Kit. You can access the RTL design files in the **T120F324\_devkit** directory. When you generate the IP core, the IP Manager creates the example design (PLL settings, SDC timing constraints, and I/O assignments) using the settings you chose in the wizard, with a few exceptions:

- The example design only supports external memory widths of 128 and 256 bits because the DDR controller only supports these widths. Therefore, do not choose 32 or 64 bits for the external memory.
- The example design automatically connects UART0, SPI0, I2C0, GPIO0, the soft TAP pins, and the PLL source clock pins to top-level ports, and it assigns I/O pins to them (if they are enabled). If you add more of these peripherals, you need to connect them manually and create the I/O assignments for them.
- The example design uses PLL settings that look for the best effort multiplier and divider values.

Note: The following description is for the example design using the default settings.

This example writes to and reads from the development board's memory module using the AXI interface:

 For the Trion<sup>®</sup> T120 BGA324 Development Board, the design uses the board's LPDDR3 DRAM module.

The example software blinks an LED and displays messages on a UART terminal.

The Sapphire SoC is configured for:

- 100 MHz frequency
- External memory interface is enabled with a width of 128 and size of 3.5 GB
- Caches are enabled with a size of 4 KB
- 4KB on-chip RAM size
- Soft Debug Tap is disabled
- UART 0 is enabled
- SPI 0 is enabled
- I2C 0 is enabled
- GPIO 0 is enabled
- APB3 0 is enabled

- AXI4 Slave is enabled
- AXI Master 0 is enabled
- User interrupt 0 is enabled

Figure 2: Example Design Block Diagram



#### **Table 12: Example Design Implementation**

FPGA	Logic + Adders	Flipflops	Multipliers	Memory Blocks	f <sub>MAX</sub> (MHz)	Language	Efinity Version
T120 BGA324 C4	7,197	6,524	4	67	113 Verilog HDL		2021.1

# Enable the On-Board 10 MHz Oscillator

The SoC design uses the on-board 10 MHz oscillator. To enable it, add a jumper to connect pins 2 and 3 on header J10.

Figure 3: Connect Pins 2 and 3 on J10



# Installing USB Drivers

易灵思 development boards have FTDI chips (FT232H, FT2232H, or FT4232H) to communicate with the USB port and other interfaces such as SPI, JTAG, or UART. These chips have separate channels for each interface. If you install a driver for each interface, each interface appears as a unique FTDI device. If you install a composite driver, all of the separate interfaces appear as a single composite device.

 Trion<sup>®</sup> T120 BGA324 Development Kit—Install a composite driver for this board.

When working with OpenOCD on Windows, you need to install the **libusbK** driver as described in the following sections.

Ż

**Note:** If you already installed the **libusb-win32** driver and want to use OpenOCD, uninstall **libusb-win32** and install **libusbK** instead.

### Installing Drivers on Windows (Trion® T20 BGA256 Development Kit)

You use the Zadig software to install the driver, but instead of installing for separate interfaces, you install a composite driver.

- **1.** Connect the board to your computer with the appropriate cable and power it up.
- **2.** Download the Zadig software from zadig.akeo.ie. (You do not need to install it; simply run the downloaded executable.)
- 3. Run the Zadig software.



**Note:** To ensure that the USB driver is persistent across user sessions, run the Zadig software as administrator.

- 4. Choose Options > List All Devices.
- 5. Turn off Options > Ignore Hubs or Composite Parents.
- 6. Select the Trion® T20 BGA256 Development Kit.
- 7. Choose libusbK in the Driver drop-down list.
- 8. Click Replace Driver.
- 9. Close the Zadig software.

### Installing Drivers on Linux (All Kits)

The following instructions explain how to install a USB driver for Linux operating systems.

- **1.** Disconnect your board from your computer.
- 2. In a terminal, use these commands:

```
> sudo <installation directory>/bin/install_usb_driver.sh
> sudo udevadm control --reload-rules
```



**Note:** If your board was connected to your computer before you executed these commands, you need to disconnect and re-connect it.

# Program the Development Board

When you generate the Sapphire SoC in the IP Manager, you can optionally generate an example design targeting an 易灵思 development board. Example designs include a bitstream file, **efx\_soc.hex**, so you can get started quickly without having to compile the design.

**Table 13: Available Example Designs** 

Board	Location
Trion <sup>®</sup> T120 BGA324 Development Board	T120F324_devkit

Download the .hex file to the board using these steps:

Connect the board to your computer using a USB cable.



Learn more: Instructions on how to use the Efinity software and board documentation are available in the Support Center.

#### Chapter 4

# Simulate

The IP Manager automatically generates a testbench and top-level file for simulation based on the settings you made in the wizard, including the top-level file generation, I/O connection to the testbench, simulation models, and stimulus such as clock and reset. The testbench bypasses the SPI flash data retrieval step to speed up simulation.



Note: If you manually assign addresses to the peripherals, the default simulation may not function correctly.

- **1.** Open a terminal.
- 2. Change to the Testbench directory for your SoC.
- 3. Set up the Efinity environment:
  - Linux: source /<path to Efinity>/bin/setup.sh
  - Windows: c:\<path to Efinity>\bin\setup.bat
- **4.** Run the simulation using the default application with the command Python3 run.py.

A successful simulation returns the following messages

#	0
#	0 [EFX INFO]: Start executing helloWorld TEST
#	0
#	51315
#	51315 [EFX INFO]: Receiving uart data from soc
#	51315
#	2121065
#	2121065 [EFX INFO]: TEST PASSED
#	2121065 [EFX INFO]: Hello World from Efinix!
#	2121065

To simulate with a different application instead of the default, use the command:

Python3 run.py -b <path to application>/app.bin

When you use a non-default application, the testbench bypasses the default driver and monitor sequences and displays warning messages.

```
# 0 ------
# 0 [EFX_INFO]: Executing custom binary file...
# 0 [EFX_WARN]: Driver sequences are not included in this simulation
# 0 [EFX_WARN]: Monitor sequences are not included in this simulation
# 0
```

You need to develop your own sequence for your application.

# Launch Eclipse

#### **Contents**:

Set Global Environment Variables

The RISC-V SDK includes the **run\_eclipse.bat** file (Windows) or **run\_eclipse.sh** file (Linux) that adds executables to your path, sets up envonment variables for the Sapphire BSP, and launches Eclipse. Always use this executable to launch Eclipse; do not launch Eclipse directly.

When you first start working with the Sapphire SoC, you need to configure your Eclipse workspace and environment. Setting up a global development environment for your workspace means you can store all of your Sapphire software code in the same place and you can set global environment variables that apply to all software projects in your workspace.

You should use a unique workspace for your Sapphire SoC projects. recommends using the **embedded\_sw/<SoC module>** directory as the workspace directory.

**Note:** With IP Manager, you can generate multiple SoCs with different options. Using the **embedded\_sw/<SoC module>** directory as your workspace means that you can explore more than one SoC by simply switching workspaces.

Follow these steps to launch Eclipse and set up your workspace:

- 1. Launch Eclipse using the run eclipse.bat file (Windows) or run eclipse.sh file.
- **2.** The launch script prompts you to select your SoC. Type 1 for Sapphire and press enter.
- If this is the first time you are running Eclipse, create a new workspace that points to the embedded\_sw/<SoC module> directory. Otherwise, choose File > Switch Workspace > Other to choose an existing workspace directory and click Launch.

# Set Global Environment Variables

You need to set two environment variables for OpenOCD. It is simplest to set them as global environment variables for all projects in your workspace. Then, you can adjust them as needed for individual projects.

Choose **Window** > **Preferences** to open the **Preferences** window and perform the following steps.

Preferences			- <b>D</b> X
type filter text	Environment		
> General ^ V C/C++	Environment variable	s to set	3 Add
Appearance Arduino	Variable	Value	Select
> Autotools 1  v Build	DEBUG_0G	no	Edit
Build Targets Build Variables			Delete
Console Environment Logging	Append variables Replace native environment	to native environment vironment with specified one	Undefine
> Makefile Editor V			Restore Defaults Apply
? 🎽 🖉 🖲			4 Apply and Close Cancel

- **1.** In the left navigation menu, expand **C/C++ > Build**.
- 2. Click C/C++ > Build > Environment.
- 3. Click Add and add the following environment variables:

Variable	Value	Description
DEBUG	no	Enables or disables debug mode.
		no: Debugging is turned off
		yes: Debugging is enabled
DEBUG_OG	no	Enables or disables optimization during debugging.
		Use an uppercase letter O not a zero.

4. Click Apply and Close.

# Create and Build a Software Project

#### **Contents:**

- Create a New Project
- Import Project Settings (Optional)
- Enable Debugging
- Build

After you set up your Eclipse workspace, you are ready to create a new project and build it. These instructions walk you through the process using the **EfxAxi4Example** example project from the **software** directory.

# Create a New Project

In this step you create a new project from the EfxAxi4Example code example.

- 1. Launch Eclipse.
- 2. Select the Sapphire workspace if it is not open by default.
- **3.** Make sure you are in the C/C++ perspective.

Import the EfxAxi4Example example:

- 4. Choose File > New > Makefile Project with Existing Code.
- 5. Click Browse next to Existing Code Location.
- Browse to the software/standalone/EfxAxi4Example directory and click Select Folder.
- 7. Select <none> in the Toolchain for Indexer Settings box.
- 8. Click Finish.

# Import Project Settings (Optional)

provides a C/C++ project settings file that defines the include paths and symbols for the C code. Importing these settings into your project lets you explore and jump through the code easily.



**Note:** You are not required to import the project settings to build. These settings simply make it easier for you to write and debug code.

To import the settings:

- 1. Choose File > Import to open the Import wizard.
- 2. Expand C/C++.
- 3. Choose C/C++ > C/C++ Project Settings.
- 4. Click Next.
- 5. Click Browse next to the Settings file box.
- 6. Browse to one of the following files and click Open:

Option	Description
Windows	embedded_sw\ <soc module="">\config\project_settings_soc.xml</soc>
Linux	embedded_sw/ <soc module="">/config_linux/project_settings_soc_linux.xml</soc>

- **7.** In the **Select Project** box, select the project name(s) for which you want to import the settings.
- 8. Click Finish.

Eclipse creates a new folder in your project named **Includes**, which contains all of the files the project uses.

After you import the settings, clean your project (**Project** > **Clean**) and then build (**Project** > **Build Project**). The build process indexes all of the files so they are linked in your project.

# **Enable Debugging**

When you set up your workspace, you defined an environment variable for debugging with a default value of **no**.

- To run the program for normal operation, keep **DEBUG** set to **no**.
- To debug with the OpenOCD debugger, set **DEBUG** to **yes**.

In debug mode, the program suspends operation after loading so that you can set breakpoints or perform debug tasks.

To change the debug settings for your project, right-click the project name **EfxAxi4Example** in the Project Explorer and choose **Properties** from the pop-up menu.

- 1. Expand C/C++ Build.
- 2. Click C/C++ Build > Environment.
- 3. Click the **Debug** variable.
- 4. Click Edit.
- 5. Change the Value to yes.
- 6. Click OK.
- 7. Click Apply and Close.

**Important:** When you change the debug value for a project you previously built, you must clean the project (**Project** > **Clean**) before building again. Otherwise, Eclipse gives a message in the Console that there is Nothing to be done for 'all'

# Build

Choose **Project** > **Build Project** or click the Build Project toolbar button.

The **makefile** builds the project and generates these files in the **build** directory:

- **EfxAxi4Example.asm**—Assembly language file for the firmware.
- EfxAxi4Example.bin—Download this file to the flash device on your board using OpenOCD. When you turn the board on, the SoC loads the application into the RISC-V processor and executes it.
- **EfxAxi4Example.elf**—Use this file when debugging with the OpenOCD debugger.
- **EfxAxi4Example.hex**—Hex file for the firmware. (Do not use it to program the FPGA.)
- EfxAxi4Example.map—Contains the SoC address map.

# Debug with the OpenOCD Debugger

#### **Contents:**

- Import the Debug Configuration
- Debug

With the development board programmed and the software built, you are ready to configure the OpenOCD debugger and perform debugging. These instructions use the **EfxAxi4Example** example to explain the steps required.

# Import the Debug Configuration

To simplify the debugging steps, the Sapphire SoC includes debug configurations that you import. There are several configuration files, depending on what functionality you want to use.

Table 14: Debug Configurations

Debug Configuration	Use for
default	Debugging software on Trion <sup>®</sup> development boards.
default_ti	Debugging software on 钛金系列 development boards.
default_softTap	Debugging software on Trion or 钛金系列 development boards with the soft JTAG TAP interface. For example, you would need to use the soft TAP if you want to use the OpenOCD debugger and the Efinity <sup>®</sup> Debugger at the same time. (See Using a Soft JTAG Core for Example Designs on page 43.)

To import a debug configuration and use it to launch a debug session:

- Launch Eclipse by running the run\_eclipse.bat file (Windows) or run\_eclipse.sh (Linux).
- 2. Select a workspace (if you have not set one as a default).
- 3. Open the EfxAxi4Example project or select it under C/C++ Projects.
- 4. Right-click the EfxAxi4Example project name and choose Import.
- 5. In the Import dialog box, choose Run/Debug > Launch Configurations.
- 6. Click Next. The Import Launch Configurations dialog box opens.
- 7. Browse to the following directory and click OK:

Option	Description		
Windows	embedded_sw\ <soc module="">\config</soc>		
Linux	embedded_sw/ <soc module="">/config_linux</soc>		

- 8. Check the box next to config (Windows) or config linux (Linux).
- 9. Click Finish.
- **10.**Right-click the **EfxAxi4Example** project name and choose **Debug As** > **Debug Configurations**.
- **11.Enter** EfxAxi4Example in the **Project** box.

**12.Enter** build\EfxAxi4Example.elf in the C/C++ Application box.

13.Windows only: you need to change the path to the cpu0.yaml file:

- a. Click the **Debugger** tab.
- **b.** In the **Config options** box, change <code>\${workspace\_loc}</code> to the full path to the **<SoC module>** directory.



Note: For the cpu0.yaml path, make sure to use \\ as the directory separator because the first slash escapes the second one. For example, use: c:\\Efinity\\2021.1\\project\\<project name>\\embedded\_sw\\<SoC module>\ \cpu0.yaml

#### 14.Click Debug.

Note: If Eclipse prompts you to switch to the Debug Perspective, click Switch.

# Debug

After you click **Debug** in the Debug Configuration window, the OpenOCD server starts, connects to the target, starts the gdb client, downloads the application, and starts the debugging session. Messages and a list of VexRiscv registers display in the **Console**. The **main.c** file opens so you can debug each step.

- 1. Click the **Resume** button or press F8 to resume code operation. All of the LEDs on the board blink continuously in unison.
- 2. Click Step Over (F6) to do a single step over one source instruction.
- 3. Click Step Into (F5) to do a single step into the next function called.
- 4. Click Step Return (F7) to do a single step out of the current function.
- **5.** Double-click in the bar to the left of the source code to set a breakpoint. Double-click a breakpoint to remove it.
- 6. Click the Registers tab to inspect the processor's registers.
- 7. Click the Memory tab to inspect the memory contents.
- 8. Click the **Suspend** button to stop the code operation.
- **9.** When you finish debugging, click **Terminate** to disconnect the OpenOCD debugger.

The EfxAxi4Example example blinks the LEDs and prints messages on a UART terminal. Refer to Using a UART Module on page 40 for steps on setting it up.

	Ter	minate	St	tep Into		
	S	uspend	SI	tep Over		
riscv-workspace - blinkAndEchoJade05/src/main.c - Ec	lipse IDE R	esume	Si	tep Retui	m ·	
File Edit Source Refactor Navigate Search Proje	ect Run Window Help			•		
🔦 🔯 🔳 🐡 Debug 🗸 🖸 bl	inkAndEchoJade05 Default 💿 🗸 🌞 🔡 🔻 🔚	🗟   🗟 i 🖳 i 🔪   🕨 💼	N 3. 6 .k   i⇒ ≡	5 🗷   🕹 🐐 i t	🎋 • 🜔 • 🂁 •	😂 🗁 🔗 🔻
🍠 📚 🦞 🕶 🏹 🕶 🏷 🗢 🚽 📑					c	2、😰 🖻 🏘
🗱 Debug 🔀 🎦 Project Explorer 🛛 🗖	[ gdb[2].proc[42000].threadGroup[i1],gdb[2].proc[	🗟 main.c 🛛 📆 machine	eTimer.h 🗖 🗖	(x)= V 🔀 💁 6	💱 E 🛋 M 📟 D	%P = □
🖻 🔆 i> 🕴	1 #include <stdint.h></stdint.h>		^ _		<b>‱</b> ⇒ta	🖻 📫 🐮
v 💽 blinkAndEchoJade05 Default [GDB OpenOCD Debu	2 3 #include "bsp.h"			Name	Туре	Value
✓ → blinkAndEcho.elf	? 4 #include "gpio.h"			(x)= usec	u32	100000
Thread #1 (Suspended : Signal : SIGINT:Interr	2 5 #include "wart.h"			(x)= usec@entry	u32	100000
machine limer_uDelay() at machine limer	7 #ifdef SPINAL SIM			(x)- hz	u32	5000000
main() at main.c:27 0x19000 Tec	8 #define LOOP_UDELAY 100			(x)= hz@entry	u32	5000000
riscy64-unknown-elf-adh eve	9 #else			(×)= reg	u32	4160782336
	10 #define LOOP_UDELAY 100000			(x)= reg@entry	u32	4160782336
	12			(x)= mTimePerUs	u32	30
Double Click to	13⊖ void main() {			(s)= limit	U52	2007900557
	14 bsp_init();		•			
Set Breakpoint	216 gpio setOutputEnable(BSP_LED_GPT	, BSP LED MASK);	-			
e or Broamponn	317 gpio_setOutput(BSP_LED_GPIO, 0x0	000000);				
	18		_	<		>
	<	);	> <sup>-</sup>	<		>
			-			
	📮 Console 💥 👫 Registers 🔮 Problems 🜔 Exe	utables 🔛 Debugger Console	Memory	🗶 🦎   📑 👪 🖻	P 🔄 🐨 🖂 🖻	• 📑 • 🗖 🗖
Ostasla	blinkAndEchoJade05 Default [GDB OpenOCD Debuggir	g] openocd.exe				
Console	-(898) mepc (/32)		1			
	(900) mtval (/32)		lemory			
	(901) mip (/32)		Tah			
< >	(1985) mtohost (/32)		Tub			>
	Writable Smart I	sert 8:24:116	112M of 256M	1		

### Figure 4: Perform Debugging

**Learn more:** For more information on debugging with Eclipse, refer to **Running and debugging projects** in the Eclipse documentation.

# Create Your Own RTL Design

#### **Contents:**

- Target another FPGA
- Update the FTDI Driver for another 易灵思 Board
- Target Your Own Board
- Create a Custom AXI4 Slave Peripheral
- Create a Custom APB3 Peripheral
- Use another DDR DRAM Module
- Use the I2C Interface for a Peripheral instead of DDR Calibration
- Remove Unused Peripherals from the RTL Design

After you have explored the Sapphire SoC using the included example Efinity<sup>®</sup> project, you can use these tips to modify the design for your own use.



**Note:** recommends that you use the provided example design project as a starting point instead of creating a new project.

# Target another FPGA

To change the design to target a different FPGA:

- 1. Edit the project to change the FPGA, package, and speed grade.
- 2. Update the interface design.
  - a. Open the Interface Designer. The software prompts you that a device change was detected. Click Update Design. The Interface Designer opens and shows invalid assignments in the Message Viewer.
  - b. Open the Resource Assigner.
  - **c.** Click the instance name in the Message Viewer. The software jumps to that assignment in the Resource Assigner. Pick a new resource and press enter.
  - d. Continue re-assigning pins until all assignments are valid.
  - e. Generate a constraint file and close the Interface Designer.
- 3. Compile your modified design.

# Update the FTDI Driver for another 易灵思 Board

The Sapphire SoC BSP includes FTDI configuration files that specify the FTDI device VID and PID and board description for 易灵思 development boards. You can update the driver(s) to point to a different 易灵思 development board.

**Table 15: Provided FTDI Configuration Files** 

File	Use for
ftdi.cfg	Trion® T120 BGA324 Development Board
ftdi_ti.cfg	钛金系列 Ti60 F225 Development Board

To target a different 易灵思 development board, follow these steps with the development board attached to the computer:

- **1.** Open the Efinity<sup>®</sup> Programmer.
- Click the Refresh USB Targets button to display the board name in the USB Target drop-down list.
- **3.** Make note of the board name.
- 4. In a text editor, open the ftdi.cfg or ftdi\_ti.cfg file in the embedded\_sw/<SoC module>/bsp/efinix/EfxSapphireSoC/openocd directory.
- 5. Change the ftdi\_device\_desc setting to match the board name. For example, use this code to change the name from Trion T120F324 Development Board to Trion T120F576 Development Board:

```
interface ftdi
ftdi_device_desc "Trion T120F324 Development Board"
#ftdi_device_desc "Trion T120F576 Development Board"
ftdi_vid_pid_0x0403 0x6010
```

- 6. Save the file.
- 7. Debug as usual in OpenOCD.



Note: All 易灵思 development boards have the same VID and PID; therefore, you only need to change the board description.

# Target Your Own Board

When using an 易灵思 development board, the FTDI chip on the board bridges between the board's USB connector and the JTAG signals on the FPGA. As described in **Update the FTDI Driver for another 易灵思 Board** on page 28, the BSP has configuration files for the FTDI chip.



Note: Refer to Connect the FTDI Cable on page 44 for instructions on using the cable.

Generally, when debugging your own board you use a JTAG cable to connect your computer and the board. Therefore, you need to use the OpenOCD driver for that cable when debugging. OpenOCD includes a number of configuration files for standard hardware products. These files are located in the following directory:

#### openocd/build-win64/share/openocd/scripts/interface (Windows)

#### openocd/build-x86\_64/share/openocd/scripts/interface (Linux)

You can also write your own configuration file if desired.

Follow these instructions when debugging with your own board:

- 1. Connect your JTAG cable to the board and to your computer.
- Copy the OpenOCD configuration file for your cable to the bsp/efinix/ EfxSapphireSoc/openocd directory.
- 3. Follow the instructions for debugging, except target your configuration file instead of the ftdi.cfg (Trion) or ftdi\_ti.cfg (钛金系列) file.

-f <path>/bsp/efinix/EfxSapphireSoc/openocd/<my cable>.cfg

# Create a Custom AXI4 Slave Peripheral

When you generate an example design for the Sapphire SoC, the IP Manager creates an example AXI4 peripheral and software code that you can use as a template to create your own peripheral. This example uses the simple dual-port RAM design to write to and read from the CPU through the AXI4 interface.

- Refer to axi4\_slave.v in the T120F324\_devkit directory for the RTL design.
- Refer to main.c in the embedded\_sw/<SoC module>/software/standalone/ EfxAxi4Example/src directory for the C code.

# Create a Custom APB3 Peripheral

When you generate an example design for the Sapphire SoC, the IP Manager creates an APB3 peripheral and software code that you can use as a template to create your own peripheral. This simple example shows how to implement an APB3 slave wrapper.

- Refer to **apb3 slave.v** in the **T120F324 devkit** directory for the RTL design.
- Refer to main.c in the embedded\_sw/<SoC module>/software/standalone/ EfxApb3Example/src directory for the C code.

# Use another DDR DRAM Module

The Trion<sup>®</sup> T120 BGA324 Development Board has an LPDDR3 DRAM module with 256 Mbits x 16 bits supporting up to 4 Gb. If you want to target a different module, you need to update the DDR block in the Interface Designer to reflect the specifications for your rmodule.



Note: Refer to the Trion DDR DRAM Block User Guide for more information on changing the DDR block.

# Use the I<sup>2</sup>C Interface for a Peripheral instead of DDR Calibration

The example design uses one of the  $I^2C$  interfaces ( $I^2C$  2) to calibrate and reset the DDR interface. If you do not want to use calibration:

- 1. In the Efinity<sup>®</sup> Interface Designer, click **Disable Control** in the **Control** tab of the DDR Block Editor.
- 2. Remove the DDR control pins in the top-level project file (ddr\_inst1\_RSTN, ddr\_inst1\_CFG\_SCL\_IN, ddr\_inst1\_CFG\_SDA\_IN, ddr\_inst1\_CFG\_SDA\_OEN).

If you do not use I<sup>2</sup>C 2 for calibration, you can use it for your own purposes instead.

# Remove Unused Peripherals from the RTL Design

The Sapphire SoC includes a variety of peripherals. if you do not want to use a peripheral, simply remove the signal name from within the parentheses () in the SapphireSoc SapphireSoc\_inst definition in the top-level Verilog HDL file. For example, the SoC instantiation has these signals:

read
write
read

(system\_i2c\_0\_io\_sda\_write), (system\_i2c\_0\_io\_sda\_read), (system\_i2c\_0\_io\_sc1\_write), (system\_i2c\_0\_io\_sc1\_read),

To disable I<sup>2</sup>C 0, remove the signal name in () as shown below:

.system i2c (	io sda write	(),
.system_i2c_(	io_sda_read	(),
.system_i2c_(	io_scl_write	(),
.system_i2c_0	_io_scl_read	(),

# **Create Your Own Software**

#### **Contents:**

- Deploying an Application Binary
- About the Board Specific Package
- Address Map
- Example Software

Now that you have explored the methodology for designing with the Sapphire SoC, you can develop your own software applications.

Note: The Sapphire SoC does not currently support floating point calculations, such as sine and cosine.

# **Deploying an Application Binary**

During normal operation, your user binary application file (**.bin**) is stored in a SPI flash device. When the FPGA powers up, the Sapphire SoC copies your binary file from the SPI flash device to the DDR DRAM module, and then begins execution.

For debugging, you can load the user binary (**.elf**) directly into the Sapphire SoC using the OpenOCD Debugger. After loading, the binary executes immediately.

**Note:** The settings in the linker prevent user access to the address. This setting allows the embedded bootloader to work properly during a system reset after the user binary is executed but the FPGA is not reconfigured.

### Boot from a Flash Device

When the FPGA boots up, the Sapphire SoC copies your binary application file from a SPI flash device to the DDR DRAM module, and then begins execution. The SPI flash binary address starts at 0x0038 0000.

To boot from a SPI flash device:

- **1.** Power up your board. The FPGA loads the configuration image from the onboard flash device.
- When configuration completes, the bootloader begins cloning a 124 KByte user binary file from the flash device at physical address 0x0038\_0000 to an off-chip DRAM logical address of 0x0000\_1000.



Note: It takes ~300 ms to clone a 124 KByte user binary (this is the default size).

 The Sapphire SoC jumps to logical address 0x0000\_1000 to execute the user binary.

### Boot from the OpenOCD Debugger

To boot from the OpenOCD debugger:

- **1.** Power up your board. The FPGA loads the configuration image from the onboard flash device.
- 2. Launch Eclipse and set up the debug environment for your project.
- **3.** The user binary is suspended on boot up. Click the Resume button to start the program.

Note: Refer to Debug with the OpenOCD Debugger on page 25 for complete instructions on debugging.

# Copy a User Binary to the Flash Device

To boot from a flash device, you need to copy the binary to the device. These instructions decribe how to use a command prompt or shell to flash the user binary file. You use two command prompts or shells:

- The first terminal opens an OpenOCD connection to the SoC.
- The second connects to the first terminal to write to the flash.



**Important:** If you are using the OpenOCD debugger in Eclipse, terminate any debug processes before attempting to flash the memory.

### Set Up Terminal 1

- 1. Open a Windows command prompt or Linux shell.
- 2. Change to SDK Windows or SDK Ubuntu.
- 3. Execute the setup.bat (Windows) or setup.sh (Linux) script.
- 4. Change to the directory that has the cpu0.yaml file.

#### Set Up Terminal 2

- 1. Open a second command prompt or shell.
- 2. Enable telnet if it is not turned on. Turn on telnet (Windows)
- **3.** Open a telnet local host on port 4444 with the command telnet localhost 4444.

#### **Close Terminals**

When you finish:

- Type exit in terminal 2 to close the telnet session.
- Type Ctrl+C in terminal 1 to close the OpenOCD session.



**Important:** OpenOCD cannot be running in Eclipse when you are using it in a terminal. If you try to run both at the same time, the application will crash or hang. Always close the terminals when you are done flashing the binary.

#### Reset the FPGA

Press the reset button (SW2) on the development board.

# About the Board Specific Package

The board specific package (BSP) defines the address map and aligns with the Sapphire SoC hardware address map. The BSP files are located in the **bsp/efinix/EfxSapphireSoC** subdirectory.

Table 16: BSP Files

File or Directory	Description	
арр	Files used by the example software and bootloader.	
include\soc.mk	Supported instruction set.	
include\soc.h	Defines the system frequency and address map.	
linker\default.ld	Linker script for the main memory address and size.	
linker\bootloader.ld	Linker script for the bootloader address and size.	
openocd	OpenOCD configuration files.	

# Address Map

**Note:** Because the address range might be updated, recommends that you always refer to the parameter name when referencing an address in firmware, not by the actual address. The parameter names and address mappings are defined in **soc.h**.

#### Table 17: Default Address Map, Interrupt ID, and Cached Channels

The AXI user slave channel is in a cacheless region (I/O) for compatibility with AXI-Lite.

Device	Parameter	Size	Interrupt ID	Region
Off-chip memory	SYSTEM_DDR_BMB	4 MB to 3.5 GB	-	Cache
GPIO 0	SYSTEM_GPIO_0_IO_APB	4K	[0]: 12 [1]: 13	I/O
GPIO 1	SYSTEM_GPIO_1_IO_APB	4K	[0]: 14 [1]: 15	I/O
I <sup>2</sup> C 0	SYSTEM_I2C_0_IO_APB	4K	8	I/O
I <sup>2</sup> C 1	SYSTEM_I2C_1_IO_APB	4K	9	I/O
I <sup>2</sup> C 2	SYSTEM_I2C_2_IO_APB	4K	10	I/O
Machine timer	SYSTEM_MACHINE_TIMER_APB	4K	31	I/O
PLIC	SYSTEM_PLIC_APB	4K	-	I/O
SPI master 0	SYSTEM_SPI_0_IO_APB	4K	4	I/O
SPI master 1	SYSTEM_SPI_1_IO_APB	4K	5	I/O
SPI master 2	SYSTEM_SPI_2_IO_APB	4K	6	I/O
UART 0	SYSTEM_UART_0_IO_APB	4K	1	I/O
UART 1	SYSTEM_UART_1_IO_APB	4K	2	I/O
UART 2	SYSTEM_UART_2_IO_APB	4K	3	I/O
User peripheral 0	IO_APB_SLAVE_0_APB	4K to 1 MB	-	I/O
User peripheral 1	IO_APB_SLAVE_1_APB	4K to 1 MB	-	I/O
User peripheral 2	IO_APB_SLAVE_2_APB	4K to 1 MB	-	I/O
User peripheral 3	IO_APB_SLAVE_3_APB	4K to 1 MB	-	I/O
User peripheral 4	IO_APB_SLAVE_4_APB	4K to 1 MB	-	I/O
On-chip BRAM	SYSTEM_RAM_A_BMB	4 - 512 KB	-	Cache
AXI user slave	SYSTEM_AXI_A_BMB	1 KB to 256 MB	_	I/O
External interrupt	-	-	[0]: 16 [1]: 17	I/O



Note: The RISC-V GCC compiler does not support user address spaces starting at 0x0000\_0000.

# **Example Software**

To help you get started writing software for the Sapphire, provides a variety of example software code that performs functions such as communicating through the UART, controlling GPIO interrupts, performing Dhrystone benchmarking, etc. Each example includes a **makefile** and **src** directory that contains the source code.



**Note:** Many of these examples display messages on a UART. Refer to the following topics for information on attaching a UART module and connecting to it in a terminal: **Learn how to attach a UART module.** 

Learn how to open an Eclipse terminal and connect to the UART module.

Table 18: Exam	ole Soft	ware Code
----------------	----------	-----------

Directory	Description
axiInterruptDemo	Shows how to use the AXI bus interrupt pin to trigger a software interrupt.
blinkAndEcho	This example blinks an LED and prints a string on the UART terminal.
bootloader	This software is the bootloader for the system.
common	Provides linking for the makefiles.
dhrystone	This example is a synthetic computing benchmark program.
driver	This directory contains the system drivers for the peripherals (I <sup>2</sup> C, UART, SPI, etc.). Refer to <b>API Reference</b> on page 49 for details.
EfxApb3Example	This example shows how to implement an ABP3 slave.
EfxAxi4Example	This example illustrates how to implement a user AXI4 slave.
freertosDemo and freertosDemo2	This example uses the freeRTOS schedular to execute programs using task and queue allocation.
freertosUartInterruptDemo	This example demonstrates UART interrupts using the FreeRTOS software framework.
i2cDemo	This example shows how to connect to an MCP4725 digital-to- analog converter (DAC) using an I <sup>2</sup> C peripheral.
i2cSlaveDemo	This example illustrates how an I <sup>2</sup> C slave communicates with the master.
memTest	This code performs a memory address and data test.
readFlash	This example shows how to read from a SPI flash device.
spiDemo	This code reads the device ID and JEDEC ID of a SPI flash device and echoes the characters on a UART.
timerAndGpioInterruptDemo	This example shows how to use use interrupts with a timer and GPIO.
userInterruptDemo	This example demonstrates user interrupts with UART messages.
uartInterruptDemo	This exmple shows how to use a UART interrupt.
writeFlash	This example shows how to write to a SPI flash device.

### axiInterruptDemo Design

In this example, the AXI bus interrupt pin triggers a software interrupt when write data to the AXI bus is 0xABCD. The design displays these messages in a UART terminal:

AXI Interrupt Demo, waiting for AXI interrupt... Entered AXI Interrupt Routine

### blinkAndEcho Example

The blink and echo example (**blinkAndEcho** directory) is a simple example that shows how to use a register pointer to output data for the GPIO and UART. The design blinks LED D10. When you type a character, it echoes it on a UART terminal.

### dhrystone Example

The Dhrystone example (**dhrystone** directory) is a classic benchmark for testing CPU performance. When you run this application, it performs dhrystone benchmark testing and displays messages and results on a UART terminal.

The following code shows example results:

```
Dhrystone Benchmark, Version C, Version 2.2
Program compiled without 'register' attribute
    Using time(), HZ=12000000
    Trying 500 runs through Dhrystone:
    Final values of the variables used in the benchmark:
    Int_Glob:
should be:
    Bool Glob:
   should be:
                      1
   Enum Loc:
                      1
    should be:
                     DHRYSTONE PROGRAM, 1'ST STRING
    Str 1 Loc:
           LOC: DHRYSTONE PROGRAM, 1'ST STRING
d be: DHRYSTONE PROGRAM, 1'ST STRING
Loc: DHRYSTONE PROGRAM, 2'ND STRING
d be: DHRYSTONE PROGRAM, 2'ND STRING
    should be:
    Str 2
    should be:
   Microseconds for one run through Dhrystone: 40
                                                                   24472
    Dhrystones per Second:
    User_Time : 245176
Number Of Runs : 500
    HZ : 12000000
    DMIPS per Mhz:
                                                                  1.16
```

### EfxAxi4Example Design

This example performs a write and read test for the internal BRAM using the AXI interface. First the software writes to the internal BRAM. Then it reads back the data and compares it to the expected value. If the data is correct, the software writes Passed to a UART terminal.

AXI4 test Passed!

#### EfxApb3Example

This simple software design illustrates how to use an APB3 slave peripheral.

The APB3 slave is attached to a pseudorandom number generator. When you run the application, the Sapphire SoC programs the APB3 slave to stop generating a new random number and reads the last random number generated. The test passes if the returned data is a non-zero value.

```
APB0 test
Random number: 0xE1ECA84A
Passed!
```

### FreeRTOS Examples

The Sapphire SoC supports the popular FreeRTOS real-time operating system, and inlcudes example software projects targeting the RTOS. For more details on using FreeRTOS, go to their web site at https://www.freertos.org.

#### Download the FreeRTOS

The freeRTOS examples require you to download FreeRTOS.

- 1. Download the FreeRTOS zip file from https://www.freertos.org.
- 2. Unzip the files into the soc\_Sapphire/soc\_Sapphire\_sw/software directory.

After you have downloaded the FreeRTOS, you use the software projects in the same manner as the other example software.

#### freertosDemo

This example shows how the FreeRTOS schedular handles two program executions using task and queue allocation. Generally, the FreeRTOS queue is used as a thread FIFO buffer and for intertask communication. This example creates two tasks and one queue; the queue sends and receives traffic. The receive traffic (or receive queue) blocks the program execution until it receives a matching value from the send traffic (or send queue).

Tasks in the send queue sit in a loop that blocks execution for 1,000 miliseconds before sending the value 100 to the receive queue. Once the value is sent, the task loops, i.e., blocks for another 1,000 miliseconds.

When the receive queue receives the value 100, it begins executing its task, which sends the message Blink to the UART peripheral and toggles an LED on the development board.

```
Hello world, this is FreeRTOS
Blink
Blink
Blink
```

#### freertosDemo2

This example shows how FreeRTOS schedular handles two program executions using a binary semaphore. The semaphore holds the hardware resource until one of the tasks execute, which then releases it to the next task. If the hardware resource is running a task, no other task can use that resource. In this example, two tasks use the same UART peripheral to print messages. By using a semaphore, the two tasks have alternate access to the UART peripheral.

world,	this	3 1	ĹS	FreeRTO
e uart	task	1	lc	op
e uart	task	2	lc	op
e uart	task	1	lc	op
e uart	task	2	lc	op
e uart	task	1	lc	op
e uart	task	2	lc	op
	world, e uart e uart e uart e uart e uart e uart	world, this e uart task e uart task e uart task e uart task e uart task e uart task	world, this is a uart task 1 a uart task 2 a uart task 2 a uart task 2 a uart task 2 a uart task 1 a uart task 2	world, this is a uart task 1 lc a uart task 2 lc a uart task 1 lc a uart task 2 lc a uart task 2 lc a uart task 2 lc

freertosUartInterruptDemo Example

This demo illustrates the same operation as the **uartInterruptDemo**, but it executes using the FreeRTOS software framework. The tasks and queues are allocated to an interrupt routine so that the FreeRTOS scheduler can control the execution with the given priority.

The application displays messages on a UART terminal:

```
Hello world
RX FIFO not empty interrupt
RX FIFO not empty interrupt
RX FIFO not empty interrupt
```

### i2cDemo Example

The I<sup>2</sup>C interrupt example (**i2cDemo** directory) provides example code for an I<sup>2</sup>C master writing data to and reading data from an off-chip MCP4725 device with interrupt. The Microchip MCP4725 device is a single channel, 12-bit, voltage output digital-to-analog converter (DAC) with an I<sup>2</sup>C interface.

The MCP4725 device is available on breakout boards from vendors such as Adafruit and SparkFun. You can connect the breakout board's SDA and SCL pins to a development board.

The code assumes that the  $I^2C$  block is the only master on the bus, and it sends frames in blocks. When you run it, the application connects to the MCP4725 device and increases the DAC value. It also prints the message <code>Start</code> on a UART terminal.

In this example:

- void trap() traps entries on exceptions and interrupt events
- void externalInterrupt() triggers an interrupt event

### i2cSlaveDemo Design

This example illustrates how an  $I^2C$  slave communicates with the master. It uses a 16-bit address and 16-bit data register for read and write. The slave is ready to access the master after the Init Done message displays on the UART.

### memTest Example

The memory test example (**memTest** directory) provides example code that performs a memory test on the DDR DRAM module and reports the results on a UART terminal. A successful test prints:

```
Memory test
Success
```

If the memory test fails, the application prints Failed at address <address >.

#### readFlash Example

The read flash example (**readFlash** directory) shows how to read data from the SPI flash device on the development board. The software reads 124K of data starting at address 0x380000, which is the default location of the user binary in the flash device. The application displays messages on a UART terminal:

```
Read Flash Start
Addr 00380000 : =FF
Addr 00380001 : =FF
Addr 00380002 : =FF
...
Addr 0039EFFE : =FF
Addr 0039EFFF : =FF
Read Flash End
```

### spiDemo Example

The SPI example (**spiDemo** directory) provides example code for reading the device ID and JEDEC ID of the SPI flash device on the development board.

- The default base address map of the SPI flash master is 0xF801\_4000.
- The default SCK frequency is half of the SoC system clock frequency.
- The default base address of the UART is 0xF801\_0000 with a default baud rate of 115200.

The application displays the results on a UART terminal. It continues to print to the terminal until you suspend or stop the application.

```
Hello world
Device ID : 17
CMD 0x9F : EF4018
CMD 0x9F : EF4018
...
```

### timerAndGpioInterruptDemo Example

The GPIO interrupt example (**timerAndGpioInterruptDemo** directory) provides example code for implementing a rising edge interrupt trigger with a GPIO pin. When an interrupt occurs, a UART terminal displays Hello world and then the timer interval. It continues to print the timer interval until you suspend or stop the application.

```
Hello world
BSP_MACHINE_TIMER 0
BSP_MACHINE_TIMER 1
...
```

In this example:

- void trap() traps entries on exceptions and interrupt events
- void externalInterrupt() triggers a GPIO interrupt event

### UartInterruptDemo Example

The UartInterruptDemo example shows how to use a UART interrupt to indicate taslk completion when sending or receiving data over a UART. The UART can trigger a interrupt when data is available in the UART receiver FIFO or when the UART transmitter FIFO is empty. In this example, when you type a character in a UART terminal, the data goes to the UART receiver and fills up FIFO buffer. This action interrupts the processor and forces the processor to execute an interrupt/ priority routine that allows the UART to read from the buffer and send a message back to the terminal.

The application displays messages on a UART terminal:

```
RX FIFO not empty interrupt
RX FIFO not empty interrupt
RX FIFO not empty interrupt
```

### userInterruptDemo Example

Ten seconds after the Sapphire SoC comes out of reset, the user interrupt gets a trigger from the external module. Operation jumps from the main routine to the interrupt routine. When the interrupt code finishes executing, it jumps back to the main routine.

The application displays the messages on a UART terminal:

```
User Interrupt Demo, waiting for user interrupt...
Entered User Interrupt A Routine
```

#### writeFlash Example

The read flash example (**writeFlash** directory) shows how to write data to the SPI flash device on the development board. The software writes data starting at address 0x380000, which is the default location of the user binary in the flash device. The application displays address and data messages on a UART terminal:

```
Write Flash Start
WR Addr 00380000 : =00
WR Addr 00380001 : =01
WR Addr 00380002 : =02
...
WR Addr 003800FD : =FD
WR Addr 003800FE : =FE
WR Addr 003800FF : =FF
Write Flash End
```

# Using a UART Module

#### **Contents:**

- Set Up a USB-to-UART Module (Trion)
- Open a Terminal
- Enable Telnet on Windows

# Set Up a USB-to-UART Module (Trion)

A number of the software examples display messages on a UART terminal. The Trion<sup>®</sup> T120 BGA324 Development Board does not have a USB-to-UART converter, therefore, you need to use a separate USB-to-UART converter module. A number of modules are available from various vendors; any USB-to-UART module should work.

Figure 5: Connect the UART Module to PMOD Connector J12



- 1. Connect the UART module to the PMOD port J12
  - RX—GPIOT RXP20, which is pin 1 on PMOD J12
  - TX—GPIOT RXN21, which is pin 2 on PMOD J12
  - Ground—Use ground pin 5 or 11 on PMOD J12.
- **2.** Plug the UART module into a USB port on your computer. The driver should install automatically if needed.

Finding the COM Port (Windows)

- **1.** Type Device Manager in the Windows search box.
- Expand Ports (COM & LPT) to find out which COM port Windows assigned to the UART module; it is listed as USB Serial Port (COMn) where n is the assigned port number. Note the COM number.

Finding the COM Port (Linux)

In a terminal, type the command:

dmesg | grep ttyUSB

The terminal displays a series of messages about the attached devices.

usb <number>: <adapter> now attached to ttyUSB<number>

There are many USB-to-UART converter modules on the market. Some use an FTDI chip which displays a message similar to:

usb 3-3: FTDI USB Serial Device converter now attached to ttyUSB0

However, the Trion<sup>®</sup> T120 BGA324 Development Board also has an FTDI chip and gives the same message. So if you have both the UART module and the board attached at the same time, you may receive three messages similar to:

usb 3-3: FTDI USB Serial Device converter now attached to ttyUSB0 usb 3-2: FTDI USB Serial Device converter now attached to ttyUSB1 usb 3-2: FTDI USB Serial Device converter now attached to ttyUSB2

In this case the second 2 lines (marked by usb 3-2) are the development board and the first line (usb 3-3) is the UART module.

# **Open a Terminal**

You can use any terminal program, such as Putty, termite, or the built-in Eclipse terminal, to connect to the UART. These instructions explain how to use the Eclipse terminal; the others are similar.

1. In Eclipse, choose Window > Show View > Terminal. The Terminal tab opens.

Open a Terminal Disconnect Terminal Connection
🖳 Console 🔢 Registers 🔝 Problems 🕥 Executables 🐙 Terminal 🙁 🙀 Debugger Console 🕕 Memory 👘 🗖
Dhrystone Benchmark, Version C, Version 2.2 Program compiled without 'register' attribute Using time()
using care()
Dhrystone: Final values of the variables used in the benchmark:
Int_Glob: 5

- 2. Click the Open a Terminal button.
- 3. In the Launch Terminal dialog box, enter these settings:

Option	Setting	
Choose terminal	Serial Terminal	
Serial port	COMn (Windows) or ttyUSBn (Linux)	
	where h is the port number for your UART module.	
Baud rate	115200	
Data size	8	
Parity	None	
Stop bits	1	
Encoding	Default (ISO-8859-1)	

- 4. Click OK. The terminal opens a connection to the UART.
- 5. Run your application. Messages are printed in the terminal.
- **6.** When you are finished using the application, click the Disconnect Terminal Connection button.

# **Enable Telnet on Windows**

Windows does not have telnet turned on by default. Follow these instructions to enable it:

**1.** Type telnet in the Windows search box.

- 2. Click Turn Windows features on or off (Control panel). The Windows Features dialog box opens.
- 3. Scroll down to Telnet Client and click the checkbox.
- **4.** Click **OK**. Windows enables telnet.
- 5. Click Close.

# Using a Soft JTAG Core for Example Designs

#### **Contents:**

#### • Connect the FTDI Cable

The Efinity<sup>®</sup> Debugger uses the hard JTAG TAP interface. Out of the box, the Sapphire SoC example design also uses the hard JTAG TAP interface for OpenOCD. If you try to use the same USB connection to the development board for both applications at the same time, they will conflict. To solve this problem, you use a soft JTAG block to handle the OpenOCD JTAG communication. With this method, you use an FTDI chip cable to connect the board to your computer (the Efinity<sup>®</sup> Debugger uses the USB cable).

The simplest way to implement a soft JTAG interface is to use the IP Manager to output an example design that enables the soft JTAG interface. The IP Manager automatically connects the soft JTAG pins to PMOD J12 when you turn on the Soft Debug Tap option.



**Note:** recommends you use the C232HM-DDHSL-0 FTDI chip cable rather than a JTAG mini-module because the software generated by the IP Manager includes the debug configuration file for the cable.

# Connect the FTDI Cable

When you modified your project to use the soft JTAG block, you assigned GPIO for the 4 JTAG signals, TMS, TDK, TCI, TDO. These GPIO should be assigned to header pins on the development board so you can connect the C232HM-DDHSL-0 FTDI chip cable to those pins.

Connect the cable to your board using the following figure as a guide.

Figure 6: Connecting the C232HM-DDHSL-0 Cable



**Note:** If you have not already done so, install the driver for the FTDI cable as described in **Installing USB Drivers** on page 18.

For the Trion<sup>®</sup> T120 BGA324 Development Board, connect these pins:

Table 19:	<b>FDTI to</b>	<b>PMOD</b>	<b>Connections</b>
-----------	----------------	-------------	--------------------

Port	Resource	PMOD (J12) Pin
TCK	GPIOT_RXN20	7
TDI	GPIOT_RXN21	8
TDO	GPIOT_RXN22	9
TMS	GPIOT_RXN23	10
GND	-	5 or 1

1. Open your Eclipse project.

- 2. Run or debug the software with the OpenOCD debugger using the **default\_softTap** launch configuration.
- **3.** Refer to **Debug with the OpenOCD Debugger** on page 25 for complete instructions.
- 4. Open the Debugger to perform hardware debugging.

# Troubleshooting

#### **Contents:**

- Error 0x80010135: Path too long (Windows)
- OpenOCD Error: timed out while waiting for target halted
- Memory Test
- OpenOCD error code (-1073741515)
- OpenOCD Error: no device found
- OpenOCD Error: failed to reset FTDI device: LIBUSB ERROR IO
- OpenOCD Error: target 'fpga spinal.cpu0' init failed
- Eclipse Fails to Launch with Exit Code 13
- Efinity Debugger Crashes when using OpenOCD
- Undefined Reference to 'cosf'

# Error 0x80010135: Path too long (Windows)

When you unzip the SDK on Windows, you may get the error message:

An unuexpected error is keeping you from copying the file. If you continue to receive this error, you can use the error code to search for help with this problem.

Error 0x80010135: Path too long

This error occurs if you try to unzip the SDK files into a deep folder hierarchy instead of one that is close to the root level. Instead unzip to **c:\riscv-sdk**.

# OpenOCD Error: timed out while waiting for target halted

The OpenOCD debugger console may display this error when:

- There is a bad contact between the FPGA header pins and the programming cable.
- The FPGA is not configured with a Sapphire SoC design.
- You may not have the correct PLL settings to work with the Sapphire SoC.
- Your computer does not have enough memory to run the program.

To solve this problem:

- Make sure that all of the cables are securly connected to the board and your computer.
- Check the JTAG connection.

# **Memory Test**

Your user binary may not boot correctly if there is a memory corruption problem (that is, the communication between the DDR hard controller and memory module is not functioning). This issue can appear when booting using the SPI flash or OpenOCD debugger. The following instructions provide a debugging flow to determine whether you system has this problem. You use two command prompts or shells to perform the test:

- The first terminal opens an OpenOCD connection to the SoC.
- The second connects to the first terminal for performing the test.

**Important:** If you are using the OpenOCD debugger in Eclipse, terminate any debug processes before performing this test.

#### Set Up Terminal 1

- 1. Open a Windows command prompt or Linux shell.
- 2. Change to SDK Windows or SDK Ubuntu.
- 3. Execute the setup.bat (Windows) or setup.sh (Linux) script.
- **4.** Change to the directory that has the **cpu0.yaml** file.

#### Set Up Terminal 2

- 1. Open a second command prompt or shell.
- 2. Enable telnet if it is not turned on. Turn on telnet (Windows)
- **3.** Open a telnet host on port 4444 with the command telnet localhost 4444.
- **4.** To test the on-chip RAM, use the mdw command to get the bootloader binary. Type the command mdw <address> <number of 32-bit words> to display the content of the memory space. For example: mdw 0xF900 0000 32.
- 5. To test the DRAM:
  - Use the mww command to write to the memory space: mww <address><adata>. For example: mww 0x0001000 16.
  - Then, use the mdw command to write to the memory space: mdw <address> <data>. For example: mdw 0x00001000 16. If the memory space has collapsed, the console shows all 0s.

#### **Close Terminals**

When you finish:

- Type exit in terminal 2 to close the telnet session.
- Type Ctrl+C in terminal 1 to close the OpenOCD session.



#### Reset the FPGA

Press the reset button (SW2) on the development board.

# OpenOCD error code (-1073741515)

The OpenOCD debugger may fail with error code -1073741515 if your system does not have the **libusb0.dll** installed. To fix this problem, install the DLL. This issue only affects Windows systems.

# **OpenOCD Error: no device found**

The FTDI driver included with the Sapphire SoC specifies the FTDI device VID and PID, and board description. In some cases, an early revision of the 易灵思 development board may have a different name than the one given in the driver file. If the board name does not match the name in the driver, OpenOCD will fail with an error similar to the following:

```
Error: no device found
Error: unable to open ftdi device with vid 0403, pid 6010, description 'Trion T20
Development
Board', serial '*' at bus location '*'
```

To fix this problem, follow these steps with the development board attached to the computer:

- **1.** Open the Efinity Programmer.
- Click the Refresh USB Targets button to display the board name in the USB Target drop-down list.
- **3.** Make note of the board name.
- In a text editor, open the ftdi.cfg (Trion) or ftdi\_ti.cfg (钛金系列) file in the / bsp/efinix/EFXSapphireSoC/openocd directory.
- 5. Change the ftdi\_device\_desc setting to match your board name. For example, use this code to change the name from Trion T20 Development Board to Trion T20 Developer Board:

```
interface ftdi
ftdi_device_desc "Trion T20 Developer Board"
#ftdi_device_desc "Trion T20 Development Board"
ftdi_vid_pid_0x0403 0x6010
```

- **6.** Save the file.
- 7. Debug as usual in OpenOCD.

# OpenOCD Error: failed to reset FTDI device: LIBUSB\_ERROR\_IO

This error is typically caused because you have the wrong Windows USB driver for the development board. If you have the wrong driver, you will get an error similar to:

```
Error: failed to reset FTDI device: LIBUSB_ERROR_IO
Error: unable to open ftdi device with vid 0403, pid 6010, description
'Trion T20 Development Board', serial '*' at bus location '*'
```

# OpenOCD Error: target 'fpga\_spinal.cpu0' init failed

You may receive this error when trying to debug after creating your OpenOCD debug configuration. The Eclipse Console gives an error message similar to:

Error cpuConfigFile C:RiscVsoc\_Jadesoc\_jade\_swcpu0.yaml not found Error: target 'fpga\_spinal.cpu0' init failed

This error occurs because the path to the **cpu0.yaml** file is incorrect, specifically the slashes for the directory separators. You should use:

- a single forward slash (/)
- 2 backslashes (\\)

For example, either of the following are good:

```
C:\\RiscV\\soc_Jade\\soc_jade_sw\\cpu0.yaml
C:/RiscV/soc_Jade/soc_jade_sw7cpu0.yaml
```

# Eclipse Fails to Launch with Exit Code 13

The Eclipse software requires a 64-bit version of the Java JRE. If you use a 32-bit version, when you try to launch Eclipse you will get an error that Java quit with exit code 13.

If you are downloading the JRE using a web browser from www.java.com, it defaults to getting the 32-bit version. Instead, go to https://www.java.com/en/download/manual.jsp to download the 64-bit version.

# Efinity<sup>®</sup> Debugger Crashes when using OpenOCD

The Efinity<sup>®</sup> Debugger crashes if you try to use it for debugging while also using OpenOCD. Both applications use the same USB connection to the development board, and conflict if you use them at the same time. To avoid this issue:

- Do not use the two debuggers at the same time.
- Use an FTDI cable and a soft JTAG core for OpenOCD debugging. See Using a Soft JTAG Core for Example Designs on page 43 for details.

# Undefined Reference to 'cosf'

You may receive an error similar to this when using calculating square root, sine, or cosine with floating-point numbers in your application. The Sapphire SoC does not currently support floating point.

Chapter 13

# **API Reference**

#### **Contents:**

- Control and Status Registers
- GPIO API Calls
- I2C API Calls
- I/O API Calls
- Machine Timer API Calls
- PLIC API Calls
- SPI API Calls
- SPI Flash Memory API Calls
- UART API Calls
- Handling Interrupts

The following sections describe the API for the code in the **driver** directory.

# **Control and Status Registers**

### csr\_clear()

Usage	csr_clear(csr, val)
Include	driver/riscv.h
Description	Clear a CSR.
csr_read()	
Usage	csr_read(csr)
Include	driver/riscv.h
Description	Read from a CSR.
Example	csrr (t0, mepc) // Write mepc in regfile[t0]

#### csr read clear()

Usage	csr_read_clear(csr, val)
Include	driver/riscv.h
Description	CSR read and clear bit.

#### csr\_read\_set()

Usage	csr_read_set(csr, val)
Include	driver/riscv.h
Description	CSR read and set bit.

#### csr\_set()

Usage	csr_set(csr, val)
Include	driver/riscv.h
Description	CSR set bit.

### csr\_swap()

Usage	csr_write(csr, val)	
Include	driver/riscv.h	
Description	Swaps values in the CSR.	

### csr\_write()

Usage	csr_write(csr, val)
Include	driver/riscv.h
Description	Write to a CSR.
Example	<pre>csrw (mepc, t0); // Write regfile[t0] in mepc</pre>

# **GPIO API Calls**

# gpio\_getFilteringHit()

Usage	gpio_getFilteringHit(reg)
Parameters	[IN] reg struct of I <sup>2</sup> C setting value
Include	driver/i2c.h
Description	Read the 32-bit I <sup>2</sup> C register filter hit with a call back function.
Example	<pre>if(gpio_getFilteringHit(I2C_CTRL) == 1) // Check filter hit value, bit [7] from slave address, // read ='1' write ='0'</pre>

# gpio\_getFilteringStatus()

Usage	<pre>gpio_getFilteringStatus(reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C setting value
Include	driver/i2c.h
Description	Read the 32-bit I <sup>2</sup> C register filter hit with a call back function.
Example	<pre>if(gpio_getFilteringStatus (I2C_CTRL) == 1) // Check filter hit status, bit [7] from slave address, read ='1' write ='0</pre>

# gpio\_getInput()

Usage	gpio_getInput(GPIO_Reg, value)
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Get input from a GPIO.

# gpio\_getInterruptFlag()

Usage	<pre>gpio_getInterruptFlag(reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C setting value
Include	driver/i2c.h
Description	Read the 32-bit I <sup>2</sup> C register interrupt flag with a call back function.
Example	<pre>Int flag = gpio_getInterruptFlag(I2C_CTRL) &amp; I2C_INTERRUPT_DROP; // Get Drop interrupt flag from Interrupt register //[2] I2C_INTERRUPT_TX_DATA //[3] I2C_INTERRUPT_TA_ACK //[7] I2C_INTERRUPT_DROP //[16] I2C_INTERRUPT_CLOCK GEN_BUSY //[17] I2C_INTERRUPT_FILTER</pre>

# gpio\_getMasterStatus()

Usage	gpio_getMasterStatus(reg)
Parameters	[IN] reg struct of I <sup>2</sup> C setting value
Include	driver/i2c.h
Description	Read the 32-bit I <sup>2</sup> C register master status with a call back function.
Example	<pre>int status = gpio_getMasterStatus(I2C_CTRL) &amp; I2C_MASTER_BUSY; // Get master busy status from status register [0]I2C_MASTER_BUSY [4]I2C_MASTER_START [5]I2C_MASTER_STOP [6]I2C_MASTER_DROP</pre>

# gpio\_getOutput()

Usage	gpio_getOutput(GPIO_Reg, value)
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Read the output pin.

# gpio\_getOutputEnable()

Usage	<pre>gpio_getOutputEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Read GPIO output enable.

# gpio\_setOutput()

Usage	gpio_setOutput(GPIO_Reg, value)
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set GPIO as 1 or 0.

### gpio\_setOutputEnable()

Usage	<pre>gpio_setOutputEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set GPIO as an output enable.

# gpio\_setInterruptRiseEnable()

Usage	<pre>gpio_etInterruptRiseEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set an interrupt on the rising edge of the GPIO.

### gpio\_setInterruptFallEnable()

Usage	<pre>gpio_setInterruptFallEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set an interrupt on the falling edge of the GPIO.

# gpio\_setInterruptHighEnable()

Usage	<pre>gpio_setInterruptHighEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set an interrupt when the GPIO is high.

### gpio\_setInterruptLowEnable()

Usage	<pre>gpio_setInterruptLowEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set an interrupt when the GPIO is low.

# I<sup>2</sup>C API Calls

# i2c\_applyConfig()

Usage	<pre>void i2c_applyConfig(u32 reg, I2c_Config *config)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C setting value [IN] config struct of I <sup>2</sup> C configuration
Include	driver/i2c.h
Description	Apply I <sup>2</sup> C configuration to register or for initial configuration.

# i2c\_clearInterruptFlag()

Usage	<pre>void i2c_clearInterruptFlag(u32 reg, u32 value)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C setting value [IN] value I <sup>2</sup> C interrupt register
Include	driver/i2c.h
Description	Clear the I <sup>2</sup> C interrupt flag.

# i2c\_disableInterrupt()

Usage	void i2c_disableInterrupt(u32 reg, u32 value)
Parameters	<ul> <li>[IN] reg struct of I<sup>2</sup>C setting value</li> <li>[IN] value I<sup>2</sup>C interrupt register: <ul> <li>[2] I2C_INTERRUPT_TX_DATA</li> <li>[3] I2C_INTERRUPT_TX_ACK</li> <li>[7] I2C_INTERRUPT_DROP</li> <li>[16] I2C_INTERRUPT_CLOCK_GEN_BUSY</li> <li>[17] I2C_INTERRUPT_FILTER</li> </ul> </li> </ul>
Include	driver/i2c.h
Description	Disable I <sup>2</sup> C interrupt.
Example	i2c_disableInterrupt(I2C_CTRL, I2C_INTERRUPT_TX_ACK); // Enable I2C interrupt with interrupt TX_Ack

# i2c\_enableInterrupt()

Usage	<pre>void i2c_enableInterrupt(u32 reg, u32 value)</pre>
Parameters	<ul> <li>[IN] reg struct of I<sup>2</sup>C setting value</li> <li>[IN] value I<sup>2</sup>C interrupt register: <ul> <li>[2] I2C_INTERRUPT_TX_DATA</li> <li>[3] I2C_INTERRUPT_TX_ACK</li> <li>[7] I2C_INTERRUPT_DROP</li> <li>[16] I2C_INTERRUPT_CLOCK_GEN_BUSY</li> <li>[17] I2C_INTERRUPT_FILTER</li> </ul> </li> </ul>
Include	driver/i2c.h
Description	Enable I <sup>2</sup> C interrupt.
Example	i2c_enableInterrupt(I2C_CTRL, I2C_INTERRUPT_FILTER   I2C_INTERRUPT_DROP); // Enable I2C interrupt with interrupt filter and drop

# i2c\_filterEnable()

Usage	<pre>void i2c_filterEnable(u32 reg, u32 filterId, u32 config)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C setting value
	[IN] filterID filter configuration ID number
	[IN] config struct of I <sup>2</sup> C configuration
Include	driver/i2c.h
Description	Enable the filter configuration.

# i2c\_listenAck()

Usage	void i2c_listenAck(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h

# i2c\_masterBusy()

Usage	void i2c_masterBusy(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	Get the I <sup>2</sup> C busy status.

### i2c\_masterDrop()

Usage	void i2c_masterDrop(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	Change the I <sup>2</sup> C master to the drop state.
Example	i2c_masterDrop(I2C_CTRL);

### i2c\_masterStart()

Usage	void i2c_masterStart(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h

# i2c\_masterStartBlocking()

Usage	<pre>void i2c_masterStartBlocking(u32 reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h

# i2c\_masterStop()

Usage	<pre>void i2c_masterStop(u32 reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h

### i2c\_masterStopBlocking()

Usage	void i2c_masterStartBlocking(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	Asserts a stop condition.

### i2c\_masterStopWait()

Usage	<pre>void i2c_masterStopWait(u32 reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	The stop condition is wait busy

# i2c\_setFilterConfig()

Usage	<pre>void i2c_setFilterConfig(u32 reg, u32 filterId, u32 config)</pre>
Parameters	<ul> <li>[IN] reg struct of I<sup>2</sup>C setting value</li> <li>[IN] filterID filter configuration ID number</li> <li>[IN] config struct of I<sup>2</sup>C configuration:</li> <li>[9:0] I2C slave address</li> <li>[14] I2C_FILTER_10BITS</li> <li>[15] I2C_FILTER_ENABLE</li> </ul>
Include	driver/i2c.h
Description	Set the filter configuration.
Example	i2c setFilterConfig(I2C CTRL, 0, 0x30   I2C FILTER ENABLE); // Enable filter with ID=0 slave addr = 0x30 default 7 bit filter

# i2c\_txAck()

Usage	void i2c_txAck(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	Transmit acknowledge.

# i2c\_txAckBlocking()

Usage	void i2c_txAckBlocking(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h

# i2c\_txAckWait()

Usage	void i2c_txAckWait(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	Wait for an acknowledge to transmit.

### i2c\_txByte()

Usage	void i2c_txByte(u32 reg, u8 byte)
Parameters	[IN] reg struct of I <sup>2</sup> C register [IN] byte 8 bits data to send out
Include	driver/i2c.h
Description	Transfers one byte to the I <sup>2</sup> C slave.

### i2c\_txByteRepeat()

Usage	<pre>void i2c_txByteRepeat(u32 reg, u8 byte)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C register [IN] byte 8 bits data to send out
Include	driver/i2c.h
Description	Send a byte and then wait until it is fully transmited on the I <sup>2</sup> C bus.

# i2c\_txNack()

Usage	<pre>void i2c_txNack(u32 reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h

# i2c\_txNackRepeat()

Usage	<pre>void i2c_txNackRepeat(u32 reg)</pre>
Parameters	[IN] reg struct of I <sup>2</sup> C register
Include	driver/i2c.h
Description	Send a NACK and then wait until it is fully transmited on the I <sup>2</sup> C bus.

### i2c\_txNackBlocking()

Usage	void i2c_ txNackBlocking(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
In almala	
Include	driver/i2c.h

# i2c\_rxAck()

Usage	int i2c_rxAck(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Returns	[OUT] 1 bit acknowledge
Include	driver/i2c.h
Description	Receive an acknowledge from the I <sup>2</sup> C slave.

# i2c\_rxData()

Usage	unit32_t i2c_rxData(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Returns	[OUT] 1 byte data from I <sup>2</sup> C slave
Include	driver/i2c.h
Description	Receive one byte data from I <sup>2</sup> C slave.

# i2c\_rxNack()

Usage	int i2c_rxNack(u32 reg)
Parameters	[IN] reg struct of I <sup>2</sup> C register
Returns	[OUT] 1 bit no acknowledge
Include	driver/i2c.h
Description	Receive no acknowledge from the I <sup>2</sup> C slave.

# I/O API Calls

# read\_u8()

Usage	u8 read_u8(u32 address)
Include	driver/io.h
Parameters	[IN] address SoC address
Description	Read address with unsigned 8 bits.

# read\_u16()

Usage	ul6 read_ul6(u32 address)
Include	driver/io.h
Parameters	[IN] address SoC address
Description	Read address with unsigned 16 bits.

### read\_u32()

Usage	u32 read_u32(u32 address)
Include	driver/io.h
Parameters	[IN] address SoC address
Description	Read address with unsigned 32 bits.

# write\_u8()

Usage	void write_u8(u8 data, u32 address)
Include	driver/io.h
Parameters	<ul> <li>[IN] data SoC address data</li> <li>[IN] address SoC address</li> </ul>
Description	Write 8 bits unsigned data to the specified address.

# write\_u16()

Usage	void write_ul6(ul6 data, u32 address)
Include	driver/io.h
Parameters	[IN] data SoC address data [IN] address SoC address
Description	Write 16 bits unsigned data to the specified address.

# write\_u32()

Usage	void write_u32(u32 data, u32 address)
Include	driver/io.h
Parameters	[IN] data SoC address data [IN] address SoC address
Description	Write 32 bits unsigned data to the specified address.

# write\_u32\_ad()

Usage	void write_u32_ad(u32 address, u32 data)
Include	driver/io.h
Parameters	[IN] address SoC address [IN] data SoC address data
Description	Write 32 bits unsigned data to the specified address.

# Machine Timer API Calls

# machineTimer\_setCmp()

Usage	<pre>void machineTimer_setCmp(u32 p, u64 cmp)</pre>
Include	driver/machineTimer.h
Parameters	[IN] p machine timer interrupt [IN] cmp machine timer compare register
Description	Set a timer value to trigger an interrupt.

# machineTimer\_getTime()

Usage	u64 machineTimer_getTime(u32 p)
Include	driver/io.h
Parameters	[IN] $p$ machine timer interrupt
Returns	[OUT] timer value
Description	Gets the timer value.

# machineTimer\_uDelay()

Usage	u64 machineTimer_uDelay(u32 usec, u32 hz, u32 reg)
Include	driver/io.h
Parameters	[IN] used microseconds
	[IN] hz core frequency
	[IN] reg machine timer interrupt
Description	Use the machine timer to make a delay.

# **PLIC API Calls**

# plic\_set\_priority()

Usage	<pre>void plic_set_priority(u32 plic, u32 gateway, u32 priority)</pre>
Include	driver/io.h
Parameters	[IN] plic PLIC register structure
	[IN] gateway interrupt type
	[IN] priority interrupt priority
Description	Set the interrupt priority.

# plic\_set\_enable()

Usage	<pre>void plic_set_enable(u32 plic, u32 target, u32 gateway, u32 enable)</pre>
Include	driver/io.h
Parameters	<ul> <li>[IN] plic PLIC register structure</li> <li>[IN] target HART number</li> <li>[IN] gateway interrupt type</li> <li>[IN] enable</li> </ul>
Description	Set the interrupt enable.

# plic\_set\_threshold()

Usage	<pre>void plic_set_threshold(u32 plic, u32 target, u32 threshold)</pre>
Include	driver/io.h
Parameters	<pre>[IN] plic PLIC register structure [IN] target HART number [IN] threshold enable = 1</pre>
Description	Masks individual interrupt sources for the HART.

# plic\_claim()

Usage	u32 plic_claim(u32 plic, u32 target)
Include	driver/io.h
Parameters	<pre>[IN] plic PLIC register structure [IN] target HART number</pre>
Description	Claim the PLIC interrupt

# plic\_release()

Usage	<pre>void plic_release(u32 plic, u32 target, u32 gateway)</pre>
Include	driver/io.h
Parameters	<pre>[IN] plic PLIC register structure [IN] target HART number [IN] gateway interrupt type</pre>
Description	Release the PLIC interrupt.

# **SPI API Calls**

# spi\_applyConfig()

Usage	<pre>void spi_applyConfig(Spi_Reg *reg, Spi_Config *config)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
	[IN] config struct of the SPI configuration
Description	Applies the SPI configuration to to a register for initial configuration.

# spi\_cmdAvailability()

Usage	<pre>spi_cmdAvailability(Spi_Reg *reg)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Description	Read the SPI command buffer.

### spi\_diselect()

Usage	<pre>void spi_select(Spi_Reg *reg, uint32_t slaveId)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] slaveId ID for the slave
Description	De-asserts the SPI select (SS) pin.

### spi\_read()

Usage	uint8_t spi_write(Spi_Reg *reg)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Returns	[OUT] reg One byte of data
Description	Receives one byte from the SPI slave.

### spi\_rspOccupancy()

Usage	<pre>spi_rspOccupancy(Spi_Reg *reg)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Description	Read the occupancy buffer.

# spi\_select()

Usage	<pre>void spi_select(Spi_Reg *reg, uint32_t slaveId)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] slaveId ID for the slave
Description	Asserts the SPI select (SS) pin.

# spi\_write()

Usage	<pre>void spi_write(Spi_Reg *reg, uint8_t data)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] data 8 bits of data to send out
Description	Transfers one byte to the SPI slave.

# SPI Flash Memory API Calls

# spiFlash\_f2m\_()

Usage	void spiFlash_f2m_(Spi_Reg * spi, u32 flashAddress, u32 memoryAddress, u32 size)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
	[IN] flashAddress flash device address
	[IN] memoryAddress memory address
	[IN] size programming address size
Description	Copy data from the flash device to memory.

### spiFlash\_f2m()

Usage	void spiFlash_f2m(Spi_Reg * spi, u32 cs, u32 flashAddress, u32 memoryAddress, u32 size)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
	[IN] cs chip select
	[IN] flashAddress flash device address
	[IN] memoryAddress memory address
Description	Copy data from the flash device to memory with chip select control.

### spiFlash\_f2m\_withGpioCs()

Usage	void spiFlash_f2m_withGpioCs(Spi_Reg * spi, Gpio_Reg *gpio, u32 cs, u32 flashAddress, u32 memoryAddress, u32 size)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
	[IN] gpio reg struct of the GPIO register
	[IN] cs chip select
	[IN] flashAddress flash device address
	[IN] memoryAddress memory address
	[IN] size programming address size
Description	Flash device from the SPI master with GPIO chip select.

### spiFlash\_diselect()

Usage	void spiFlash_diselect(Spi_Reg *spi, u32 cs)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	De-asserts the SPI flash device from the master chip select.

# spiFlash\_diselect\_withGpioCs()

Usage	<pre>void spiFlash_diselect_withGpioCs(Gpio_Reg *gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	De-asserts the SPI flash device from the master with the GPIO chip select.

### spiFlash\_init\_()

Usage	void spiFlash_init_(Spi_Reg * spi)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
Description	Initialize the SPI reg struct.

### spiFlash\_init()

Usage	<pre>void spiFlash_init(Spi_Reg * spi, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	Initialize the SPI reg struct with chip select de-asserted.

### spiFlash\_init\_withGpioCs()

Usage	<pre>void spiFlash_init_withGpioCs(Spi_Reg * spi, Gpio_Reg *gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	Initialize the SPI reg struct with GPIO chip select de-asserted.

### spiFlash\_select()

Usage	void spiFlash_select(Spi_Reg *spi, u32 cs)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	Select the SPI flash device.

# spiFlash\_select\_withGpioCs()

Usage	<pre>spiFlash_select_withGpioCs(Gpio_Reg *gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	Select the SPI flash device with the GPIO chip select.

# spiFlash\_wake\_()

Usage	void spiFlash_wake_(Spi_Reg * spi)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
Description	Release power down from the SPI master.

### spiFlash\_wake()

Usage	<pre>void spiFlash_wake(Spi_Reg * spi, u32 cs)</pre>	
Include	driver/spiFlash.h	
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select	
Description	Release power down from the SPI master with chip select.	

# spiFlash\_wake\_withGpioCs()

Usage	<pre>void spiFlash_wake_withGpioCs(Spi_Reg * spi, Gpio_Reg *gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	Release power down from the SPI master with the GPIO chip select.

# **UART API Calls**

### uart\_applyConfig()

Usage	char uart_applyConfig(Uart_Reg *reg, Uart_Config *config)
Include	driver/uart.h
Parameters	[IN] reg struct of the UART register [IN] config struct of the UART configuration
Description	Applies the UART configuration to to a register for initial configuration.

### uart\_emptyInterruptEna()

Usage	uart_emptyInterruptEna(u32 reg char ena)
Include	driver/uart.h
Parameters	[IN] reg struct of the UART register [IN] ena Enable interrupt
Description	Enable the TX FIFO empty interrupt.

# uart\_NotemptyInterruptEna()

Usage	uart_NotemptyInterruptEna(u32 reg char ena)
Include	driver/uart.h
Parameters	[IN] reg struct of the UART register [IN] ena Enable interrupt
Description	Enable the RX FIFO not empty interrupt.

### uart\_read()

Usage	char uart_read(Uart_Reg *reg)
Include	driver/uart.h
Parameters	[IN] reg struct of the UART register
Returns	[OUT] reg character that is read
Description	Reads a character from the UART slave.

# uart\_readOccupancy()

Usage	<pre>uint32_t uart_read0ccupancy(Uart_Reg *reg)</pre>
Include	driver/uart.h
Parameters	[IN] reg struct of the UART register
Description	Read the number of bytes in the RX FIFO.

### uart\_status\_read()

Usage	uart_status_read(u32 reg)
Include	driver/uart.h
Parameters	[IN] reg struct of the UART register
Returns	[OUT] 32-bit status register from the UART
Description	Read the UART status.

### uart\_status\_write()

Usage	uart_status_write(u32 reg)	
Include	driver/uart.h	
Parameters	[IN] reg struct of the UART register [IN] data input data for the UART status.	
Returns	[OUT] 32-bit status register from the UART	
Description	Write the UART status.	

### uart\_write()

Usage	void uart_write(Uart_Reg *reg, char data)	
Include	driver/uart.h	
Parameters	<ul><li>[IN] reg struct of the UART register</li><li>[IN] data write a character</li></ul>	
Description	Write a character to the UART.	

### uart\_writeStr()

Usage	<pre>void uart_writeStr(Uart_Reg *reg, char* str)</pre>	
Include	driver/uart.h	
Parameters	[IN] reg struct of the UART register [IN] str string to write	
Description	Write a string to the UART TX.	

# uart\_writeAvailability()

Usage	uart_writeAvailability(Uart_Reg *reg)	
Include	driver/uart.h	
Parameters	[IN] reg struct of the UART register	
Description	UART read/write FIFO.	

# Handling Interrupts

There are two kinds of interrupts, trap vectors and PLIC interrupts, and you handle them using different methods.

#### **Figure 7: Types of Interrupts**



#### **Trap Vectors**

Trap vectors trap interrupts or exceptions from the system. Read the Machine Cause Register (mcause) to identify which type of interrupt or exception fthe system is generating. Refer to "Machine Cause Register (mcause): 0x342" in the data sheet for your SoC for a list of the exceptions and interrupts used for trap vectors. The following flow chart explains how to handle trap vectors.

For CAUSE\_MACHINE\_EXTERNAL, it will call the subroutine to process the PLIC level interrupts.



### **PLIC Interrupts**

The PLIC collects external interrupts and is also used for CAUSE\_MACHINE\_EXTERNAL cases. Read the interrupt claim registers (PLIC claim) to identify the source of the external interrupt. Refer to Address Map on page 34for a list of the interrupt IDs.



**Note:** For the Sapphire SoC, the interrupt IDs are user configurable. Refer to the interrupt IDs that you set in the IP Manager for each peripheral. The Address Map shows the default values.

The following flow chart shows how the PLIC handles interrupts. The PLIC identifies the interrupt ID and processes the corresponding interrupts.



# **Revision History**

Table 20: Revision History

Date	Version	Description
October 2021 2.0	2.0	IP Manager options changed for the updated Sapphire wizard. (DOC-544)
		Updated the address map. (DOC-544)
		Updated the example design description for the new features in the design. (DOC-544)
		New simulation instructions. (DOC-544)
	New instructions for changing the bootloader RAM size. (DOC-544) Changed the EfxApb3Example, EfxAxi4Example, and userInterruptDemo example descriptions. (DOC-544)	
		Changed the TX pin number for the instructions on setting up a USB-to- UART module. (DOC-544)
		When using the Soft Debug Tap option, the IP Manager connects the pins for you. (DOC-544)
		Described the pins needed to connect an FTDI cable to the Trion® T120 BGA324 Development Board when using the Soft Debug Tap option. (DOC-544)
August 2021	1.1	Corrected typo in example design name in topics describing Eclipse and OpenOCD (EfxAxi4Example instead of EfxAxiExample). (DOC-517)
July 2021	1.0	Initial release.