



# 钛金系列 Packaging User Guide

---

UG-TI-PKG-v5.0  
February 2023  
[www.elitestek.com](http://www.elitestek.com)



# Contents

<b>Introduction.....</b>	<b>3</b>
Available Package Options.....	3
Device Pinout File.....	3
<b>Pinout Description.....</b>	<b>4</b>
<b>64-Ball WLCSP Package Specifications.....</b>	<b>9</b>
<b>100-Ball FBGA Package Specifications.....</b>	<b>13</b>
<b>225-Ball FBGA Package Specifications.....</b>	<b>17</b>
<b>361-Ball (J) FBGA Package Specifications.....</b>	<b>21</b>
<b>361-Ball (M) FBGA Package Specifications.....</b>	<b>25</b>
<b>484-Ball (J) FBGA Package Specifications.....</b>	<b>29</b>
<b>484-Ball (L) FBGA Package Specifications.....</b>	<b>33</b>
<b>484-Ball (M) FBGA Package Specifications.....</b>	<b>37</b>
<b>529-Ball (F) FBGA Package Specifications.....</b>	<b>41</b>
<b>529-Ball (G) FBGA Package Specifications.....</b>	<b>45</b>
<b>Solder Reflow Guidelines for Surface-Mount Devices.....</b>	<b>49</b>
Reflow.....	49
Inspection.....	49
BGA Reballing.....	49
Peak Reflow Temperatures.....	49
Reflow Profile for SMT Packages.....	50
<b>Thermal Resistance.....</b>	<b>51</b>
<b>PCB Guidelines for BGA Packages.....</b>	<b>52</b>
PCB Solder Pad Guidelines.....	52
Routing between Pads on the Top Layer.....	53
Guidelines for Vias.....	54
Routing through Different PCB Layers.....	55
F225 Escape Routing.....	56
<b>Green Packaging.....</b>	<b>57</b>
<b>Tape and Reel Packaging.....</b>	<b>57</b>
<b>Tray Packaging.....</b>	<b>59</b>
<b>Revision History.....</b>	<b>59</b>

# Introduction

易灵思 offers 钛金系列 FPGAs in packages that are designed for the device's maximum number of user I/O pins. This document describes 钛金系列 FPGA pin and package specifications as well as solder reflow guidelines.



**Learn more:** Refer to the following documents for more information:

FPGA pinout specification

FPGA data sheet for pin definitions

## Available Package Options

**Table 1:** 钛金系列 *Package Options*

Package	Pitch (mm)	Size (mm)	Ti35	Ti60	Ti90	Ti120	Ti180	Ti240	Ti375	Ti550	Ti750	Ti1000
64-ball WLCSP	0.4	3.5x3.4		✓								
100-ball FBGA	0.5	5.5x5.5	✓	✓								
225-ball FBGA	0.65	10x10	✓	✓	✓	✓	✓					
361-ball FBGA	0.65	13x13			✓	✓	✓					
484-ball FBGA	0.65	15x15			✓	✓	✓	✓	✓			
484-ball FBGA	0.8	18x18			✓	✓	✓					
529-ball FBGA	0.8	19x19			✓	✓	✓					
625-ball FBGA	0.65	17x17						✓	✓	✓	✓	
784-ball FBGA	0.8	23x23						✓	✓	✓	✓	✓
1,156-ball FBGA	1.0	35x35								✓	✓	✓

Refer to the FPGA data sheet for information on the number of GPIO and other resources in each FPGA/package combination.

## Device Pinout File

易灵思 provides pinout files for 钛金系列 FPGAs. For each device/package combination, these files contain the pin name, I/O bank number for each pin, configuration function, and pin location.



**Download:** Download the pinout files from the Documentation page in the Support section of the 易灵思® web site ([www.elitestek.com/support](http://www.elitestek.com/support))

# Pinout Description

The following tables describe the pinouts for power, ground, configuration, and interfaces.

**Table 2: Power and Ground Pinouts**

xx indicates the bank location.

Function	Description
VCC	Core power supply.
VCCA_xx	PLL analog power supply.
VCCAUX	1.8 V auxiliary power supply.
VCCIO33_xx	HVIO bank power supply.
VCCIOxx	HSIO bank power supply.
VCCIOxx_yy_zz	Power for HSIO banks that are shorted together. xx, yy, and zz are the bank locations. For example: VCCIO1B_1C shorts banks 1B and 1C
VQPS	1.8 V supply for security fuse.
GND	Ground.

**Table 3: GPIO Pinouts**

*x* indicates the location (T, B, L, or R); *xx* indicates the bank location; *n* indicates the number; *yyyy* indicates the function.

Function	Direction	Description
GPIOx_n	I/O	HVIO for user function. User I/O pins are single-ended.
GPIOx_n_yyyy	I/O	HVIO or multi-function pin.
GPIOx_N_n GPIOx_P_n	I/O	HSIO transmitter, receiver, or both.
GPIOx_N_n_yyyy GPIOx_P_n_yyyy	I/O	HSIO transmitter, receiver, both, or multi-function.
REF_RES_xx	-	<p>REF_RES is a reference resistor to generate constant current for the related circuits.</p> <p>Connect the following REF_RES pins to ground through a 10 kΩ resistor with a tolerance of ±1% :</p> <ul style="list-style-type: none"> <li>• REF_RES_2A and REF_RES_4A pins must be connected</li> <li>• REF_RES_2A, REF_RES_2C, REF_RES_4A, and REF_RES_4C pins must be connected</li> <li>• REF_RES pin of the particular bank, if pins in the bank are used as LVDS TX or MIPI TX lane.</li> <li>• REF_RES_3A pin, if internal oscillator is used.</li> <li>• REF_RES_3A pin, if blowing of fuses for FPGA security is required.</li> </ul> <p>You can leave the REF_RES pins floating if none of the above are applicable.</p>

**Table 4: Alternate Function Pinouts**

*n* is the number.

Function	Direction	Description
CLKn	Input	Single ended input for global clock and control network resource. The number of inputs is package dependent.
CLKn_P/N	Input	Differential input pair for global clock and control network resource. P pins can access to global clock and control network resource if it is in single-ended configuration.
PLLINn	Input	PLL reference clock resource. The number of reference clock resources is package dependent.

**Table 5: Dedicated Configuration Pins**

These pins cannot be used as general-purpose I/O after configuration.

Pins	Direction	Description	Use External Weak Pull-Up During Configuration
CDONE	I/O	Configuration done status pin. CDONE is an open drain output; connect it to an external pull-up resistor to VCCIO. When CDONE = 1, configuration is complete. If you hold CDONE low, the device will not enter user mode.	✓
CRESET_N	Input	Initiates FPGA re-configuration (active low). Pulse CRESET_N low for a duration of $t_{creset\_N}$ before asserting CRESET_N from low to high to initiate FPGA re-configuration. This pin does not perform a system reset.	✓
TCK	Input	JTAG test clock input (TCK). The rising edge loads signals applied at the TAP input pins (TMS and TDI). The falling edge clocks out signals through the TAP TDO pin.	✓
TMS	Input	JTAG test mode select input (TMS). The I/O sequence on this input controls the test logic operation . The signal value typically changes on the falling edge of TCK. TMS is typically a weak pull-up; when it is not driven by an external source, the test logic perceives a logic 1.	✓
TDI	Input	JTAG test data input (TDI). Data applied at this serial input is fed into the instruction register or into a test data register depending on the sequence previously applied at TMS. Typically, the signal applied at TDI changes state following the falling edge of TCK while the registers shift in the value received on the rising edge. Like TMS, TDI is typically a weak pull-up; when it is not driven from an external source, the test logic perceives a logic 1.	✓
TDO	Output	JTAG test data output (TDO). This serial output from the test logic is fed from the instruction register or from a test data register depending on the sequence previously applied at TMS. During shifting, data applied at TDI appears at TDO after a number of cycles of TCK determined by the length of the register included in the serial path. The signal driven through TDO changes state following the falling edge of TCK. When data is not being shifted through the device, TDO is set to an inactive drive state (e.g., high-impedance).	✓

<sup>(1)</sup> CDONE has a drive strength of 12 mA at 1.8 V.

**Table 6: Dual-Purpose Configuration Pins**

In user mode (after configuration), you can use these dual-purpose pins as general I/O.

Pins	Direction	Description	Use External Weak Pull-Up During Configuration
CBSEL[1:0]	Input	Optional multi-image selection input (if external multi-image configuration mode is enabled).	✓ <sup>(2)</sup>
CCK	I/O	Passive SPI input configuration clock or active SPI output configuration clock.	Optional <sup>(3)</sup>
CDIn	I/O	<p><i>n</i> is a number from 0 to 31 depending on the SPI configuration.</p> <p>0: Passive serial data input or active serial output.</p> <p>1: Passive serial data output or active serial input.</p> <p><i>n</i>: Parallel I/O.</p> <p>In multi-bit daisy chain connection, the CDIn (31:0) connects to the data bus in parallel.</p>	Optional <sup>(3)</sup>
CSI	Input	<p>Chip select.</p> <p>0: The FPGA is not selected or enabled and will not be configured.</p> <p>1: Selects the FPGA for configuration (SPI and JTAG<sup>(4)</sup> configuration).</p>	✓
CSO	Output	Chip select output. Selects the next device for cascading configuration. <sup>(5)</sup>	N/A
NSTATUS	Output	Indicates a configuration error. When the FPGA drives this pin low, it indicates an ID mismatch, the bitstream CRC check has failed, or remote update has failed.	N/A
SSL_N	Input	<p>Active-low configuration mode select. The FPGA senses the value of SSL_N when it comes out of reset (pulse CRESET_N low to high).</p> <p>0: Passive mode</p> <p>1: Active mode</p> <p>In active configuration mode, SSL_N serves as a chip select to the flash device 1 (CDI0 - CDI3).</p>	Optional <sup>(3)</sup>
SSU_N	Output	In active configuration mode (dual quad mode), SSU_N serves as a chip select to the flash device 2 (CDI4 - CDI7).	Optional <sup>(3)</sup>
EXT_CONFIG_CLK	I/O	In active mode, EXT_CONFIG_CLK pin is connected to an external clock, to be used as a configuration clock.	Optional <sup>(3)</sup>
TEST_N	Input	<p>Active-low test mode enable signal. Set to 1 to disable test mode.</p> <p>During configuration, rely on the external weak pull-up or drive this pin high.</p>	✓

<sup>(2)</sup> Not applicable to single-image or remote update.

<sup>(3)</sup> Optional unless pull-up is required by external load.

<sup>(4)</sup> Chip select for JTAG mode is required for Ti35 and Ti60 FPGAs only.

<sup>(5)</sup> Cascaded configuration is not supported in the F100S3F2 package.

**Table 7: DDR Pinouts (Dedicated)**

n indicates the number.

Function	Direction	Description
DDR_A[n]	Output	Address signals to the memories.
DDR_CKE	Output	Active-high clock enable signals to the memories.
DDR_CK	Output	Differential clock output pins to the memories.
DDR_CK_N		
DDR_CS_N	Output	Active-low chip select signals to the memories.
DDR_DQ[n]	I/O	Data bus to/from the memories.
DDR_DM[n]	Output	Active-high data-mask signals to the memories.
DDR_DQS[n]	I/O	Differential data strobes to/from the memories.
DDR_DQS_N[n]		
DDR_RST_N	Output	Active-low reset signals to the memories.
DDR_CAL	Input	240 ohm to ground reference resistor port.
VDD_PHY	-	DDR digital power supply.
VDDQ_PHY	-	DDR I/O power supply.
VDDQX_PHY	-	DDR I/O pre-driver power supply.
VDDPLL_MCB_TOP_PHY	-	DDR PLL power supply.
VDDQ_CK_PHY	-	DDR I/O power supply for clock.

**Table 8: MIPI Pinouts (Dedicated)**

n Indicates the number. L indicates the lane

Function	Direction	Description
VCC18A_MIPI <sub>m</sub> _n_TX	-	MIPI 1.8 V TX analog power supply. m and n are the MIPI interface numbers. For example: VCC18A_MIPI0_1_TX shorts MIPI interface 0 and 1.
VCC18A_MIPI <sub>m</sub> _n_RX	-	MIPI 1.8 V RX analog power supply. m and n are the MIPI interface numbers. For example: VCC18A_MIPI0_1_RX shorts MIPI interface 0 and 1.
MIPIn_TXDPL	I/O	MIPI differential transmit data lane.
MIPIn_RXDNL		
MIPIn_RXDPL	I/O	MIPI differential receive data lane.
MIPIn_RXDNL		

# 64-Ball WLCSP Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 1: 64-Ball WLCSP Pinout Diagram**




Figure 2: 64-Ball WLCSP I/O Bank Diagram




Figure 3: 64-Ball WLCSP Emulated MIPI RX Groups




Figure 4: 64-Ball WLCSP Package Marking





Figure 5: 64-Ball WLCSP Package Outline



# 100-Ball FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

*Figure 6: 100-Ball FBGA Pinout Diagram*




Figure 7: 100-Ball FBGA I/O Bank Diagram




Figure 8: 100-Ball FBGA Emulated MIPI RX Groups




Figure 9: 100-Ball FPGA FBGA Package Marking





Figure 10: 100-Ball FBGA Package Outline



## NOTES:

△ DIMENSION  $b$  IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE C.

△ DATUM C (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

△ PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

	SYMBOL	COMMON DIMENSIONS		
		MIN.	NOR.	MAX.
TOTAL THICKNESS	A	---	---	1.1
STAND OFF	A1	0.11	---	0.21
SUBSTRATE THICKNESS	A2	0.105	REF	
MOLD THICKNESS	A3	0.7	REF	
BODY SIZE	D	5.5	BSC	
	E	5.5	BSC	
BALL DIAMETER		0.25		
BALL OPENING		0.25		
BALL WIDTH	b	0.2	---	0.3
BALL PITCH	e	0.5	BSC	
BALL COUNT	n	100		
EDGE BALL CENTER TO CENTER	D1	4.5	BSC	
	E1	4.5	BSC	
BODY CENTER TO CONTACT BALL	SD	0.25	BSC	
	SE	0.25	BSC	
PACKAGE EDGE TOLERANCE	aaa	0.1		
MOLD FLATNESS	bbb	0.1		
COPLANARITY	ddd	0.08		
BALL OFFSET (PACKAGE)	eee	0.15		
BALL OFFSET (BALL)	fff	0.08		

# 225-Ball FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.



**Note:** Refer to the [F225 Escape Routing](#) on page 56 for an escape routing example.

**Figure 11: 225-Ball FBGA Pinout Diagram**




Figure 12: 225-Ball FBGA I/O Bank Diagram




Figure 13: 225-Ball FBGA Emulated MIPI RX Groups






Figure 14: 225-Ball FPGA Package Marking



**Figure 15: 225-Ball FBGA Package Outline**

# 361-Ball (J) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 16: 361-Ball (J) FBGA Pinout Diagram**




Figure 17: 361-Ball (J) FBGA I/O Bank Diagram




Figure 18: 361-Ball (J) FBGA Emulated MIPI RX Groups




Figure 19: 361-Ball (J) FPGA Package Marking





Figure 20: 361-Ball (J) FBGA Package Outline



# 361-Ball (M) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

Figure 21: 361-Ball (M) FBGA Pinout Diagram




Figure 22: 361-Ball (M) FBGA I/O Bank Diagram




Figure 23: 361-Ball (M) FBGA Emulated MIPI RX Groups




Figure 24: 361-Ball (M) FPGA Package Marking





Figure 25: 361-Ball (M) FBGA Package Outline



# 484-Ball (J) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 26: 484-Ball (J) FBGA Pinout Diagram**




Figure 27: 484-Ball (J) FBGA I/O Bank Diagram




Figure 28: 484-Ball (J) FBGA Emulated MIPI RX Groups




Figure 29: 484-Ball (J) FBGA Package Marking






Figure 30: 484-Ball (J) FBGA Package Outline



# 484-Ball (L) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 31: 484-Ball (L) FBGA Pinout Diagram**



HVIO	HSIO	HSIO or Configuration or Multi-Function	Dedicated Power	Dedicated Configuration
HVIO or Multi-Function	HSIO or Multi-Function	Reference Resistor Pin	Dedicated Ground	Dedicated JTAG
	HSIO or Configuration		Dedicated MIPI	No Connect (N.C.)

Figure 32: 484-Ball (L) FBGA I/O Bank Diagram




Figure 33: 484-Ball (L) FBGA Emulated MIPI RX Groups




Figure 34: 484-Ball (L) FBGA Package Marking





Figure 35: 484-Ball (L) FBGA Package Outline



# 484-Ball (M) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 36: 484-Ball (M) FBGA Pinout Diagram**




Figure 37: 484-Ball (M) FBGA I/O Bank Diagram




Figure 38: 484-Ball (M) FBGA Emulated MIPI RX Groups




Figure 39: 484-Ball (M) FBGA Package Marking





Figure 40: 484-Ball (M) FBGA Package Outline



# 529-Ball (F) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 41: 529-Ball (F) FBGA Pinout Diagram**




Figure 42: 529-Ball (F) FBGA I/O Bank Diagram




Figure 43: 529-Ball (F) FBGA Emulated MIPI RX Groups




Figure 44: 529-Ball (F) FBGA Package Marking






Figure 45: 529-Ball (F) FBGA Package Outline



	SYMBOL	COMMON DIMENSIONS		
		MIN.	NOR.	MAX.
TOTAL THICKNESS	A	---	---	2.72
STAND OFF	A1	0.36	---	0.46
SUBSTRATE THICKNESS	A2		0.765	REF
HEAT SLUG THICKNESS	A3		1.35	REF
BODY SIZE	D		19	BSC
	E		19	BSC
BALL DIAMETER			0.5	
BALL OPENING			0.4	
BALL WIDTH	b	0.44	---	0.64
BALL PITCH	e		0.8	BSC
BALL COUNT	n		529	
EDGE BALL CENTER TO CENTER	D1	17.6	BSC	
	E1	17.6	BSC	
BODY CENTER TO CONTACT BALL	SD	---	BSC	
	SE	---	BSC	
PACKAGE EDGE TOLERANCE	aaa	0.15		
SUBSTRATE FLATNESS	bbb	0.25		
COPLANARITY	ddd	0.2		
BALL OFFSET (PACKAGE)	eee	0.25		
BALL OFFSET (BALL)	fff	0.1		

## NOTES:

△ DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE C.

△ DATUM C (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

△ PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

# 529-Ball (G) FBGA Package Specifications

The following figures show the pin, I/O bank locations, package top-side marking, and outlines for this package. FPGAs in this package are pin compatible.

**Figure 46: 529-Ball (G) FBGA Pinout Diagram**




Figure 47: 529-Ball (G) FBGA I/O Bank Diagram




Figure 48: 529-Ball (G) FBGA Emulated MIPI RX Groups




Figure 49: 529-Ball (G) FBGA Package Marking





Figure 50: 529-Ball (G) FBGA Package Outline



## NOTES:

- △ DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE C.
- △ DATUM C (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- △ PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

# Solder Reflow Guidelines for Surface-Mount Devices

This section provides general guidelines for solder reflow process for 易灵思® surface-mount FPGAs. The data used in this document is based on IPC/JEDEC (Association Connecting Electronics Industries/JEDEC Solid State Technology Association) standards. Each printed circuit board (PCB) has its own profile, which depends upon the reflow equipment used and the board design. You must characterize each PCB to find the profile that is reliable.

## Reflow

During solder reflow, follow these guidelines:

- Use caution when profiling to ensure that the maximum temperature difference between components is less than 10 °C.
- For best results, perform forced convection reflow with nitrogen.

## Inspection

Follow these inspection guidelines:

- **Pre-reflow**—Use visual inspection to verify solder paste dispense location and quantity.
- **Pick and place**—Use machine vision as necessary to ensure proper component placement.
- **Post reflow**—Use electrical testing to verify solder joint formation.

## BGA Reballing

易灵思 does not recommend BGA reballing. Reballed BGA packages void the original 易灵思® specifications.

## Peak Reflow Temperatures

*Table 9: Peak Reflow Temperature ( $T_p$ ) by Package*

Package	Number of Leads/Balls	Moisture Sensitivity Level	Peak Reflow Temperature (+0/-5 °C)
WLCSP	64	1	260
FBGA	100	3	260
FBGA	225	3	260
FBGA	361	3	260
FBGA	484	3	260
FBGA	529	3	260



**Note:** These packages are "green" and RoHS compliant.


## Reflow Profile for SMT Packages

The reflow process usually includes four phases:

1. **Preheat Phase**—The preheat phase brings the assembly from 25 °C to  $T_p$ . During this phase, the solvent evaporates from the solder paste. The preheat temperature ramp rate should be less than 2 °C/second to avoid solder balling defects such as solder ball spattering and bridging.
  - **Solder Ball Spattering**—Spattering, the most common solder balling defect, is caused by solvents evaporating explosively. To eliminate spattering, use a slower temperature rise in the preheat phase.
  - **Bridging**—Bridging is usually caused by inaccurate or splashy screen printing, and can often occur with fine pitch components. It can also be caused by solder paste slumping during a rapid temperature rise in the preheat phase.
2. **Flux Activation Phase**—As the temperature rises slowly, it reaches a point at which the flux completely wets the surfaces to be soldered.
3. **Reflow Phase**—The temperature rises to a level sufficient to reflow the solder. The flux wicks surface oxides and contaminants away from the melted solder, resulting in a clean solder joint.
4. **Cool Down Phase**—Ramp down the temperature as fast as possible to control grain size; however, do not exceed 6 °C/second.

*Table 10: Peak Reflow Temperature ( $T_p$ ) Parameters*

Parameter	Description	Specification (Lead and Halogen Free Packages)
Ramp up	Average ramp-up rate ( $T_{S\text{MAX}}$ to $T_p$ )	3 °C/second maximum
$T_{S\text{MIN}}$	Preheat peak minimum temperature	150 °C
$T_{S\text{MAX}}$	Preheat peak maximum temperature	200 °C
$t_s$	Time between $T_{S\text{MIN}}$ and $T_{S\text{MAX}}$	60 - 120 seconds
$T_L$	Solder melting point	217 °C
$t_L$	Time maintained above $T_L$	60 - 150 seconds
$t_p$	Time within 5 °C of peak temperature	30 seconds
Ramp down	Ramp-down rate	6 °C/second maximum
$t_{25\text{C}} \text{ to } T_p$	Time from 25 °C to peak temperature	8 minutes maximum

*Figure 51: Thermal Reflow Profile*

## Thermal Resistance

Thermal management is an important consideration when designing your system. 易灵思® device data sheets describe the maximum allowable junction temperature so you can assess your system's thermal characteristics. To ensure that the device and package do not exceed the junction temperature requirements, you should always complete a thermal analysis of your specific design.

The data shown in this section is relative and actual values depend on a variety of factors such as die size, paddle size, airflow, power applied, printed circuit board design, proximity of other devices, and user applications. Because of this, 易灵思 FPGAs do not come with preset thermal solutions.

*Table 11: Device/Package Thermal Resistance*

Measurements taken at 25 °C ambient temperature.

Device	Package	Pitch	Dimensions (mm)	$\Theta_{JA}$ (°C/W) Still Air	$\Theta_{JA}$ (°C/W) 1 m/s	$\Theta_{JA}$ (°C/W) 2 m/s	$\Theta_{JB}$ (°C/W)	$\Theta_{JC}$ (°C/W)
Ti60	WLCSP64	0.4	3.5 x 3.4	37.24	33.56	32.42	11.95	0.14
Ti60	F100	0.5	5.5 x 5.5	45.62	41.53	40.14	26.13	20.35
Ti60	F225	0.65	10 x 10	36.89	33.15	32.03	22.32	11.03
Ti180	M361	0.65	13 x 13	17.50	14.76	13.85	6.07	2.04
Ti180	L484, M484	0.8	18 x 18	16.25	13.56	12.70	6.53	3.89
Ti180	F529	0.8	19 x 19	(6)	(6)	(6)	(6)	(6)

Where:

- $\Theta_{JA}$  is the junction-to-ambient thermal resistance
- $\Theta_{JB}$  is the junction-to-board thermal resistance
- $\Theta_{JC}$  is the junction-to-case thermal resistance

(6) Pending characterization.


# PCB Guidelines for BGA Packages

## PCB Solder Pad Guidelines

易灵思 provides solder mask defined (SMD) and non-solder mask defined (NSMD) diameter information. Use this data when creating your board landing pads.

Non-solder-mask defined (NSMD) pad designs perform better than solder mask defined pads due to lower stresses in the solder near the top of pad. Additionally, they provide a better “grip” area around the pad edge. For best reliability, the Generic Requirements for Surface Mount Design and Land Pattern Standard (IPC-7351A) recommends a NSMD pad with a diameter that is slightly smaller than the solder ball.

*Figure 52: SMD and Non-SMD Pad Specification*



*Table 12: PCB Solder Pad Recommendations*

Package	Pitch (mm)	A BGA Package Solder Mask Opening (mm)	SMD		Non-SMD		D Solder Ball Diameter (mm)
			B Optimum PCB Solder Mask Opening (mm)	C Optimum PCB Pad Size (mm)	B Optimum PCB Solder Mask Opening (mm)	C Optimum PCB Pad Size (mm)	
W64	0.4	N/A	0.2	0.25	0.3	0.2	0.2
F100	0.5	0.25	0.25	0.3	0.35	0.2	0.25
F225	0.65	0.3	0.3	0.35	0.45	0.3	0.35
M361	0.65	0.3	0.3	0.35	0.45	0.3	0.35
L484, M484	0.8	0.35	0.35	0.4	0.5	0.35	0.4

Package	Pitch (mm)	A BGA Package Solder Mask Opening (mm)	SMD		Non-SMD		D Solder Ball Diameter (mm)
			B Optimum PCB Solder Mask Opening (mm)	C Optimum PCB Pad Size (mm)	B Optimum PCB Solder Mask Opening (mm)	C Optimum PCB Pad Size (mm)	
F529	0.8	0.4	0.4	0.5	0.6	0.4	0.5

## Routing between Pads on the Top Layer

You can route signal trace between solder pads on the top layer of the PCB while meeting the clearance requirement.

Figure 53: Routing Traces between Pads on the Top Layer




Table 13: Routing Measurements

Measurement	Description	Ball Count					F529	Unit
		W64	F100	F225	M361	L484, M484		
A	Ball pitch.	0.4	0.5	0.65	0.65	0.8	0.8	mm
	Ball $\phi$ .	0.2	0.25	0.35	0.35	0.4	0.5	mm
B	Width of the solder landing pad $\phi$ . (SMD)	0.25	0.3	0.35	0.35	0.4	0.5	mm
	Width of the solder landing pad $\phi$ . (NSMD)	0.2	0.2	0.3	0.3	0.35	0.4	mm
H (min.)	Minimum space between the trace and the landing pad. (SMD)	(7)	0.06	0.08	0.08	0.1	0.08	mm
	Minimum space between the trace and the landing pad. (NSMD)	(7)	0.08	0.08	0.08	0.1	0.08	mm


(7) The via is under the pad, no traces between landing pads.

## Guidelines for Vias

You use vias to drop routing down to lower layers. This type of via, called an “offset via,” is very robust. The solder mask completely covers the via, which prevents short circuits during paste application, allows for paste overprinting, and prevents etch entrapment.

PCB fabricators use a laser drill for these size vias. Confirm that your fabricator can maintain the tight tolerances required to ensure adequate clearances between vias and pads.

*Figure 54: Via Dimensions*



*Table 14: Via Measurements*

Measurement	Description	Ball Count						Unit
		W64	F100	F225	M361	L484, M484	F529	
D	Via capture pad width.	0.25	0.25	0.3	0.3	0.45	0.45	mm
E	Finished via $\phi$ .	0.127	0.127 <sup>(8)</sup>	0.15	0.15	0.225	0.225	mm
F (min.)	Space between the landing pad and via.	(9)	0.072	0.1	0.1	0.1	0.08	mm

<sup>(8)</sup> This is a laser via.


<sup>(9)</sup> The via is under the pad, no traces between landing pads.

## Routing through Different PCB Layers

You can route a trace between two solder pads, at the outer two rows of solder pads on the top layer. If you use all of the top-layer routing tracks to route the first and second rows, the inner rows of solder pads must connect to another routing layer with vias for routing outside of the BGA area.

You can use this method to route all of the inner solder pads. Because there is only enough space to route one trace between vias, you need an additional routing layer for every inner row of solder pads after the fourth row.

*Figure 55: BGA Trace Routing for Top and Second Layers*



*Table 15: Routing Measurements*

Measurement	Description	Ball Count						Unit
		W64	F100	F225	M361	L484, M484	F529	
G (min.)	Minimum space required between via trace and spacing.	0.08	0.08	0.08	0.08	0.08	0.08	mm


## F225 Escape Routing

The following table and figure show how to perform escape routing for the F225 package. These guidelines are one example of acceptable routing using three PCB layers. You can do a different escape routing scheme with a different number of layers. The minimum number of PCB layers is four.

**Table 16:** 钛金系列 F225 PCB Escape Routing Parameter

Parameter	Specification	Unit
Width of the solder landing pad $\phi$	0.35	mm
Width of the solder mask opening $\phi$	0.45	mm
Trace width	0.08	mm
Clearance	0.08	mm
Via capture pad width	0.4	mm
Via drill diameter	0.2	mm

**Figure 56:** 4-Layer 钛金系列 F225 PCB Escape Routing Diagram



# Green Packaging

易灵思 FPGAs use packaging solutions that are safer for the environment. These packages are lead (Pb) free and are RoHS compliant. 易灵思 refers to these products as "green" packaging.

## Tape and Reel Packaging

易灵思 offers WLCSP devices in tape and reel packaging.

*Table 17: Tape and Reel Packaging*

Package	Carrier Width (mm)	Cover Width (mm)	Pitch (mm)	Reel Size (in)	Maximum Quantity per Reel
WLCSP64	12	9.5	8	13	2,500

*Figure 57: Pin 1 Location (WLCSP64 Packages)*





Figure 58: Tape Outline (WLCSP64 Packages)



## Notice:

1. 10 Sprocket hole pitch cumulative tolerance is  $\pm 0.20\text{mm}$ .
2. Carrier camber shall be not more than 1mm per 250mm.
3. Ao & Bo measured on a place in the middle of corner radii.
4. Ko measured from a place on the inside bottom of the pocket to top surface of carrier.
5. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
6. Surface resistivity  $\geq 1.0 \times 10^5$  &  $\leq 1.0 \times 10^8 \text{ ohm/sq}$ .
7. Tooling type : Male tooling.

# Tray Packaging

易灵思 offers BGA devices in tray packaging.

*Table 18: Tray Packaging*

Package	Quantity per Tray	Tray Matrix	Tray Stack	Quantity per Stack
F100	490	14 x 35	10 + 1	4,900
F225	168	8 x 21	10 + 1	1,680
M361	119	7 x 17	10 + 1	1,190
L484, M484	84	6 x 14	10 + 1	840
F529	60	5 x 12	10 + 1	600

# Revision History

*Table 19: Revision History*

Date	Version	Description
February 2023	5.0	Added J361, J484 and G529 packages. (DOC-1137) Updated REF_RES_3A pin connection requirement in the Pinout Description topic.
December 2022	4.1	Updated pinout and I/O bank figures for M484 and F529 packages. (DOC-1045) Updated configuration pins external weak pull-up requirements. (DOC-1035)
September 2022	4.0	Added F529 package. Updated PCB guidelines. Updated tray packaging.
July 2022	3.0	Added M361 package. Added L484 package. F484 package renamed as M484.
February 2022	2.0	Added F484 package. Updated available package options table.
December 2021	1.2	Updated PCB Solder Pad Recommendations, Routing Measurements, and added PCB Routing Example. (DOC-649) Updated A7 pin name in 64-Ball WLCSP diagrams.
September 2021	1.1	Updated PCB guidelines. (DOC-504) Updated W64 package outline. (DOC-504) Updated available package options.
June 2021	1.0	Initial release.