



# **Ti35 Data Sheet**

DSTi35-v2.9 August 2023 www.elitestek.com



# **Contents**

Introduction	3
Features	2
Available Package Options	
Device Core Functional Description	
XLR Cell	
Embedded Memory	
True Dual-Port Mode	
Simple Dual-Port Mode	
DSP Block	
Clock and Control Network	
Clock Sources that Drive the Global and Regional Networks	
Driving the Global Network	
Driving the Regional Network	
Driving the Local Network	1 <i>i</i>
Device Interface Functional Description	19
Interface Block Connectivity	
GPIO	20
Features for HVIO and HSIO Configured as GPIO	
HVIO	
HSIO	
I/O Banks	
Oscillator	
PLL Plynomia Phase Chift	
Dynamic Phase ShiftSPI Flash Memory	
HyperRAM	
Single-Event Upset Detection	
Internal Reconfiguration Block	
Security Feature	
•	
Power-Up Sequence	51
Power Supply Current Transient	51
Configuration	52
Supported FPGA Configuration Modes	
•	
Characteristics and Timing	
DC and Switching Characteristics	
HSIO Electrical and Timing Specifications PLL Timing and AC Characteristics	
Configuration Timing	
Pinout Description	
•	
Ti35 Interface Floorplan	
Efinity Software Support	
Ordering Codes	
Revision History	72

# Introduction

The *Ti-series* Ti35 FPGA features the high-density, low-power *Elitestek*® Quantum® compute fabric wrapped with an I/O interface in a small footprint package for easy integration. Ti35 FPGAs are designed for highly integrated mobile and edge devices that need low power, a small footprint, and a multitude of I/Os. With ultra-low power Ti35 FPGAs, designers can build products that are always on, providing enhanced capabilities for applications such as mobile, edge, Al IoT, and sensor fusion.

# **Features**

- High-density, low-power Quantum® compute fabric
- Built on TSMC 16 nm process
- 10-kbit high-speed, embedded SRAM, configurable as single-port RAM, simple dualport RAM, true dual-port RAM, or ROM
- High-performance DSP blocks for multiplication, addition, subtraction, accumulation, and up to 15-bit variable-right-shifting
- Versatile on-chip clocking
  - Low-skew global network supporting 32 clock or control signals
  - Regional and local clock networks
  - PLL support
- FPGA interface blocks
  - High-voltage I/O (HVIO) (1.8, 2.5, 3.3 V)
  - High-speed I/O (HSIO), configurable as:
    - LVDS, subLVDS, Mini-LVDS, and RSDS (RX, TX, and bidirectional), up to 1.5 Gbps
    - MIPI lane I/O (DSI and CSI) in high-speed (HS) low-power (LP) modes, up to 1.5 Gbps
    - Single-ended and differential I/O
  - PLL
  - Oscillator
- Flexible device configuration
  - Standard SPI interface (active, passive, and daisy chain<sup>(1)</sup>)
  - JTAG interface
  - Supports internal reconfiguration
- Single-event upset (SEU) detection feature
- Fully supported by the Efinity<sup>®</sup> software, an RTL-to-bitstream compiler
- Optional security feature
  - Asymmetric bitstream authentication using RSA-4096
  - Bitstream encryption/decryption using AES-GCM



Important: All specifications are preliminary and pending hardware characterization.

#### **Table 1: Ti35 FPGA Resources**

Logic Elements (LEs)	eXchangeable Logic and Routing (XLR) Cells		Global Clock and Control	Embedded Memory	Embedded Memory Blocks	Embedded DSP Blocks
	Total	SRL8 <sup>(2)</sup>	Signals	(Mbits)	(10 Kbits)	
36,176	35,467	8,586	Up to 32	1.53	149	93

Daisy-chain is not supported in F100S3F2 package.

Number of XLR that can be configured as shift register with 8 maximum taps.

**Table 2: Ti35 Package-Dependent Resources** 

	Resource	F100S3F2	BGA225
Single-ended GPIO (Max)	HVIO (1.8, 2.5, 3.0, 3.3 V LVCMOS, 3.0, 3.3 V LVTTL)	_	23
	HSIO (1.2, 1.5, 1.8 V LVCMOS, HSTL and SSTL)	61	140
Differential GPIO (Max)	HSIO (LVDS, Differential HSTL, SSTL, MIPI D-PHY TX Data and Clock Lanes)	30	70
	HSIO (MIPI D-PHY RX Data Lanes)		58
	HSIO (MIPI D-PHY RX Clock Lanes)	3	12
Global clock or control signals from GPIO pins		8	15
PLLs		3	4



**Learn more:** Refer to the *Ti-series* Packaging User Guide for the package outlines and markings.

# **Available Package Options**

**Table 3: Available Packages** 

Package	Dimensions (mm x mm)	Pitch (mm)
100-ball FBGA	5.5 x 5.5	0.5
225-ball FBGA	10 x 10	0.65

# **Device Core Functional Description**

Ti35 FPGAs feature an eXchangeable Logic and Routing (XLR) cell that *Elitestek*® has optimized for a variety of applications. *Ti-series* FPGAs contain LEs that are constructed from XLR cells. Each FPGA in the *Ti-series* family has a custom number of building blocks to fit specific application needs. As shown in the following figure, the FPGA includes I/O ports on all four sides, as well as columns of LEs, memory, and DSP blocks. A control block within the FPGA handles configuration.

Device Interface

Quantum compute fabric

XLR cell for logic and routing

DSP blocks are optimized for computing and Al

Interface blocks for GPIO, LVDS, PLL and MIPI lane I/O.

Figure 1: Ti35 FPGA Block Diagram

## XLR Cell

The eXchangeable Logic and Routing (XLR) cell is the basic building block of the Quantum® architecture. The *Elitestek*® XLR cell combines logic and routing and supports both functions. This unique innovation greatly enhances the transistor flexibility and utilization rate, thereby reducing transistor counts and silicon area significantly.




**Learn more:** For more detailed on the advantages the XLR cell brings to *Ti-series* FPGAs, read the Why the XLR Cell is a Big Deal White Paper.

The XLR cell functions as:

- A 4-input LUT that supports any combinational logic function with four inputs.
- A simple full adder.
- An 8-bit shift register that can be cascaded.
- A fracturable LUT or full adder.

The logic cell includes an optional flipflop. You can configure multiple logic cells to implement arithmetic functions such as adders, subtractors, and counters.

**Figure 2: Logic Cell Functions** 



1. The fracturable LUT is a combination of a 3-input LUT and a 2-input LUT. They share 2 of the same inputs.



Learn more: Refer to the Quantum® *Ti-series* Primitives User Guide for details on the *Ti-series* logic cell primitives.

# **Embedded Memory**

The core has 10-kbit high-speed, synchronous, embedded SRAM memory blocks. Memory blocks can operate as single-port RAM, simple dual-port RAM, true dual-port RAM, or ROM. You can initialize the memory content during configuration. The Efinity® software includes a memory cascading feature to connect multiple blocks automatically to form a larger array. This feature enables you to instantiate deeper or wider memory modules.



Note: The block RAM content is random and undefined if it is not initialized.

The read and write ports support independently configured data widths, an address enable, and an output register reset. The simple dual-port mode also supports a write byte enable.




Learn more: Refer to the Quantum® Ti-series Primitives User Guide for details on the RAM configuration.

### True Dual-Port Mode

The memory read and write ports have the following modes for addressing the memory (depth x width):

1024 x 8	2048 x 4	4096 x 2
8192 x 1	1024 x 10	2048 x 5

Figure 3: RAM Block Diagram (True Dual-Port Mode)




## Simple Dual-Port Mode

The memory read and write ports have the following modes for addressing the memory (depth x width):

512 x 16	1024 x 8	2048 x 4	4096 x 2
8192 x 1	512 x 20	1024 x 10	2048 x 5

Figure 4: Simple Dual-Port Mode RAM Block Diagram (512 x 20 Configuration)



### **DSP Block**

The FPGA has high-performance, complex DSP blocks that can perform multiplication, addition, subtraction, accumulation, and 4-bit variable right shifting. The 4-bit variable right shift supports one lane in normal mode, two lanes in dual mode and four lanes in quad mode. Each DSP block has four modes, which support the following multiplication operations:

- Normal—One 19 x 18 integer multiplication with 48-bit addition/subtraction.
- Dual—One 11 x 10 integer multiplication and one 8 x 8 integer multiplication with two 24-bit additions/subtractions.
- Quad—One 7 x 6 integer multiplication and three 4 x 4 integer multiplications with four 12-bit additions/subtractions.




Important: The 7 x 6 Quad mode output is truncated to 12-bit.

• Float—One fused-multiply-add/subtract/accumulate (FMA) BFLOAT16 multiplication.

The integer multipliers can represent signed or unsigned values based on the SIGNED parameter. When multiple EFX\_DSP12 or EFX\_DSP24 primitives are mapped to the same DSP block, they must have the same SIGNED value. The inputs to the multiplier are the A and B data inputs. Optionally, you can use the result of the multiplier in an addition or subtraction operation.

Figure 5: DSP Block Diagram



- 1. Logical right-shift-by-18.
- 2. Arithmetic right-shift-by-18.



**Learn more:** Refer to the Quantum® *Ti-series* Primitives User Guide for more information about the *Ti-series* DSP block primitives.

## Clock and Control Network

The clock and control network is distributed through the FPGA to provide clocking for the core's LEs, memory, DSP blocks, I/O blocks, and control signals. The FPGA has 32 global signals that can be used as either clocks or control signals. The global signals are balanced trees that feed the whole FPGA.

The FPGA also has regional signals that can only reach certain FPGA regions, including the top or bottom edges. The FPGA has 4 regional networks for the core, right interface, and left interface blocks. The top and bottom interface blocks have 1 regional clock network each. You can drive the right and left sides of each region independently. Each region also has a local network of clock signals that can only be used in that region.

The core's global buffer (GBUF) blocks drive the global and regional networks. Signals from the core and interface can drive the GBUF blocks.

Each network has dedicated enable logic to save power by disabling the clock tree. The logic dynamically enables/disables the network and guarantees no glitches at the output.




Figure 6: Global and Regional Clock Network Overview

# Clock Sources that Drive the Global and Regional Networks

The *Ti-series* global and regional networks are highly flexible and configurable. Clock sources can come from interface blocks, such as GPIO or PLLs, or from the core fabric.

**Table 4: Clock Sources that Drive the Global and Regional Networks** 

Source	Description	
GPIO	Supports GCLK and RCLK. (Only the P resources support this connection type).	
LVDS RX	Supports GCLK and RCLK.	
MIPI RX Lane (configured as clock lane)	pports GCLK (default) and RCLK. You can only use resources that are identified as clocks.	
PLL	Output clocks 0 - 3 connect to the global network.	
	Output clock 4 only connects to the regional network in the top or bottom interface regions (depending on the location of the PLL) and can only drive interface blocks on the top or bottom of the FPGA.	
	Refer to <b>Driving the Regional Network</b> on page 16 for the PLL clocks that drive the regional network.	
Oscillator	Connects to global buffer.	
Core	Signals from the core logic can drive the global or regional network.	

## Driving the Global Network

You can access the global clock network using the global clock GPIO pins, PLL outputs, oscillator output, and core-generated clocks.


A clock multiplexing network controls which interface blocks can drive the global and regional networks. Eight of the clock multiplexers are dynamic (two on each side of the FPGA), allowing you to change which clock drives the global signal in user mode.



**Learn more:** Refer to the Quantum® *Ti-series* Primitives User Guide for information on how to configure the global and regional clock networks.

The following figure shows the global network clock sources graphically.

Figure 7: Clock Sources that Drive the Global Network



As the figure shows, numerous clock sources feed the global network. These signals are multiplexed together with static and dynamic clock multiplexers.

The dynamic multiplexers are configurable by the user at run-time. You can choose which clock source drives which input to the dynamic multiplexer. When you enable the dynamic multiplexer, you specify a select bus to choose which clock source is active.

When dynamically switching between the clock inputs of a dynamic multiplexer, both the currently active input and the input you intend to switch to must have toggling

clocks during the switching period. Additionally, upon configuration completion and when the device transitions into user mode, input 0 of the dynamic multiplexer becomes the default active input. Therefore, you must feed a toggling clock to input 0 before switching to other inputs.

The following figures show the resources that drive each multiplexer.

TL0 CLKOUT3 TR0 CLKOUT3 **GPIOT PN 10** Mux 0 Core Clock 3 TL0 CLKOUT2 TR0 CLKOUT2 GPIOT\_PN\_09 Core Clock 2 TL0 CLKOUT3 TL0 CLKOUT1 TR0 CLKOUT1 TR0 CLKOUT1 **GPIOT PN 10** GPIOT PN 08 Core Clock 1 TL0 CLKOUT2 Mux TL0 CLKOUT0 Oscillator GPIOT\_PN\_09 TR0 CLKOUT0 GPIOT\_PN\_07 Core Clock 0 TL0 CLKOUT0 χnΜ TL0 CLKOUT3 GPIOT\_PN\_14 TR0 CLKOUT3 **GPIOT PN 10** Core Clock 3 GPIOT PN 09 TL0 CLKOUT2 TR0 CLKOUT0 TR0 CLKOUT2 GPIOT PN 09 GPIOT\_PN\_03 Core Clock 2 2 GPIOT\_PN\_07 TL0 CLKOUT1 TR0 CLKOUT2 TR0 CLKOUT1 **GPIOT PN 08** Core Clock 1 TL0 CLKOUT1 9 GPIOT\_PN\_08 TL0 CLKOUT0 TR0 CLKOUT3 TR0 CLKOUT0 GPIOT PN 07 Core Clock 0 Mux **GPIO** Dynamic Multiplexer **MIPI Clock Lane** Static Multiplexer PLL CLKOUT

Figure 8: Clock Sources that Drive the Multiplexers: Top




Figure 9: Clock Sources that Drive the Multiplexers: Bottom




Figure 10: Clock Sources that Drive the Multiplexers: Left





Figure 11: Clock Sources that Drive the Multiplexers: Right

# Driving the Regional Network

The following figure shows the regional network clock sources graphically. The PLL CLKOUT4 can only connect to the top (or bottom) interface.

Figure 12: Clock Sources that Drive the Regional Network



### Driving the Local Network

As described previously, the FPGA has horizontal clock regions. The top and bottom regions are **only** for the top and bottom interfaces. The other regions are for the core logic (XLR cells, DSP Blocks, and RAM) and the interfaces on the sides.

### **Local Network for Core Logic**

As shown in the following figure, the regions that contain the core logic are 80 XLR cells tall, and the local network connects an area that is 40 XLR cells tall. Additionally, each column has it's own local network. For example, in the first column, XLR cells 1 - 40 are in the same local network and XLR cells 41 - 80 are in another local network. DSP Blocks and RAM also have their own local networks. This pattern of block/local network is repeated for each column in the die.

Set/Reset----Clock Enable Clock Clock Clock Local Networks **DSP Block** RAM Region Clock or control signals from 40 local fabric Clock enable from local fabric 2 2 4 32 Global 16 16 from fabric in another region 4 or 8 Regional 2 60 ⊣ Local network → Clocks or control from 80 local fabric Clock Clock Clock XLR Cell Set/Reset----ClockEnable

Figure 13: Clock Sources for Logic, DSP Blocks, and RAM

There are 16 signals that can feed the local networks. These signals can come from several sources:

- The global network (32 possible signals)
- The core fabric in another region (16 possible signals)
- The regional network (4 or 8 possible signals). For the top and bottom regions 8 signals can come from the regional network. For the other regions, 4 signals can come from the regional network. (Refer back to **Clock and Control Network** on page 9.)

Additionally, the local fabric can generate clock and control signals for the local network. The fabric can also drive the clock enable for the XLR cell directly, allowing each XLR cell to have a unique clock enable.

### **Local Network for Interface Regions**

Figure 14: Clock Sources that Drive the Interfaces

The following figure shows the local clock networks for the interface blocks. There are a limited number of unique clocks per local clock region.

- The top and bottom regions can each support up to 16 unique clock signals; 14 from the global network and 2 from the fabric.
- The left and right regions can each support up to 4 unique clock signals. Up to 2 can come from the routing fabric, the rest come from the global or regional buffers. These regions are the same height as the core local regions (that is, 40 rows).

Right Left PLL TL -8 9 - PLL TR 12 16 (1) 16 (1) T1 T0 20 3 18 19 R7 L7 4(2) 4(2)18

Interface Only Region Each local region is 40 rows of XLR cells 18 L6 R6 4(2) 4(2)15 L5 R5 4(2) 4(2)13 GPIOR\_N\_13 12 L4 R4 4(2) 4(2)9 8 L3 R3 4(2) 4(2)7 Local Clocks PLL 6 6 L2 R2 (4(2))4(2)5 **HSIO** 4 R1 L1 **HVIO** 4(2) 4(2) 2 **Dimensions** L0 R0 not to scale 4(2) 4(2) 0 2 21 16 (1) B1 Interface Only Region B<sub>0</sub> 16(1) 0 29

# PLL BL

- 1. 14 signals come from the global network; 2 come from the routing fabric.
- 2. Up to 2 signals can come from the routing fabric. The rest come from the regional/global buffer.

# **Device Interface Functional Description**

The device interface wraps the core and routes signals between the core and the device I/O pads through a signal interface. Because they use the flexible Quantum® architecture, devices in the *Ti-series* family support a variety of interfaces to meet the needs of different applications.




**Learn more:** The following sections describe the available device interface features in Ti35 FPGAs. Refer to the *Ti-series* Interfaces User Guide for details on the Efinity® Interface Designer settings.

# **Interface Block Connectivity**

The FPGA core fabric connects to the interface blocks through a signal interface. The interface blocks then connect to the package pins. The core connects to the interface blocks using three types of signals:

- Input—Input data or clock to the FPGA core
- Output—Output from the FPGA core
- Clock output—Clock signal from the core clock tree



**Figure 15: Interface Block and Core Connectivity** 

GPIO blocks are a special case because they can operate in several modes. For example, in alternate mode the GPIO signal can bypass the signal interface and directly feed another interface block. So a GPIO configured as an alternate input can be used as a PLL reference clock without going through the signal interface to the core.

When designing for *Ti-series* FPGAs, you create an RTL design for the core and also configure the interface blocks. From the perspective of the core, outputs from the core are inputs to the interface block and inputs to the core are outputs from the interface block.

The Efinity netlist always shows signals from the perspective of the core, so some signals do not appear in the netlist:

- GPIO used as reference clocks are not present in the RTL design, they are only visible in the interface block configuration of the Efinity® Interface Designer.
- The FPGA clock tree is connected to the interface blocks directly. Therefore, clock outputs from the core to the interface are not present in the RTL design, they are only part of the interface configuration (this includes GPIO configured as output clocks).

The following sections describe the different types of interface blocks in the Ti35. Signals and block diagrams are shown from the perspective of the interface, not the core.

## **GPIO**

The Ti35 FPGA supports two types of GPIO:

- High-voltage I/O (HVIO)—Simple I/O blocks that can support single-ended I/O standards.
- High-speed I/O (HSIO)—Complex I/O blocks that can support single-ended and differential I/O functionality.

The I/O logic comprises three register types:

- Input—Capture interface signals from the I/O before being transferred to the core logic
- Output—Register signals from the core logic before being transferred to the I/O buffers
- Output enable—Enable and disable the I/O buffers when I/O used as output

The HVIO supports the following I/O standards.

**Table 5: HVIO Supported Standards** 

Standard	VCCIO33 (V)	When Configured As
LVTTL 3.3 V	3.3	GPIO
LVTTL 3.0 V	3.0	GPIO
LVCMOS 3.3 V	3.3	GPIO
LVCMOS 3.0 V	3.0	GPIO
LVCMOS 2.5 V	2.5	GPIO
LVCMOS 1.8 V	1.8	GPIO



**Important:** *Elitestek* recommends that you limit the number of 3.0/3.3 V HVIO as I/O or output to 6 per bank to avoid switching noise. The Efinity® software issues a warning if you exceed the recommended limit.

The HSIO supports the following I/O standards.

Table 6: HSIO Supported I/O Standards

Standard	vcc	VCCIO (V)		VREF (V)	When
	TX	RX			Configured As
LVCMOS 1.8 V	1.8	1.8	1.8	_	GPIO
LVCMOS 1.5 V	1.5	1.5	1.8	_	GPIO
LVCMOS 1.2 V	1.2	1.2	1.8	_	GPIO
HSTL/Differential HSTL 1.8 V SSTL/Differential SSTL 1.8 V	1.8	1.8	1.8	0.9	GPIO
HSTL/Differential HSTL 1.5 V SSTL/Differential SSTL 1.5 V	1.5	1.5, 1.8 <sup>(3)</sup>	1.8	0.75	GPIO
HSTL/Differential HSTL 1.2 V SSTL/Differential SSTL 1.2 V	1.2	1.2, 1.5, 1.8 <sup>(3)</sup>	1.8	0.6	GPIO
LVDS/RSDS/mini-LVDS	1.8	1.5, 1.8 <sup>(3)</sup>	1.8	_	LVDS
Sub-LVDS	1.8	1.5, 1.8 <sup>(3)</sup>	1.8	_	LVDS
MIPI-	1.2	1.2	1.8	_	MIPI Lane
SLVS	1.2	1.2	1.8	_	LVDS

<sup>(3)</sup> To prevent pin leakage, you must ensure that the voltage at the pin does not exceed VCCIO.

The differential receivers are powered by VCCAUX, which gives you the flexibility to choose the VCCIO you want to use. However, you must comply to the requirements stated in the previous table.

# Features for HVIO and HSIO Configured as GPIO

The following table describes the features supported by HVIO and HSIO configured as GPIO.

Table 7: Features for HVIO and HSIO Configured as GPIO

Feature	HVIO	HSIO Configured as GPIO
Double-data I/O (DDIO)	✓	<b>✓</b>
Dynamic pull-up	-	~
Pull-up/Pull-down	✓	~
Slew-Rate Control	-	<b>✓</b>
Variable Drive Strength	✓	<b>✓</b>
Schmitt Trigger	✓	<b>✓</b>
1:4 Serializer/Deserializer (Full rate mode only)	-	<b>✓</b>
Programmable Bus Hold	-	<b>✓</b>
Static Programmable Delay Chains	✓	<b>✓</b>
Dynamic Programmable Delay Chains	-	<b>✓</b>

**Table 8: GPIO Modes** 

GPIO Mode	Description
Input	Only the input path is enabled; optionally registered. If registered, the input path uses the input clock to control the registers (positively or negatively triggered).
	Select the alternate input path to drive the alternate function of the GPIO. The alternate path cannot be registered.
	In DDIO mode, two registers sample the data on the positive and negative edges of the input clock, creating two data streams.
Output	Only the output path is enabled; optionally registered. If registered, the output path uses the output clock to control the registers (positively or negatively triggered).
	The output register can be inverted.
	In DDIO mode, two registers capture the data on the positive and negative edges of the output clock, multiplexing them into one data stream.
Bidirectional	The input, output, and OE paths are enabled; optionally registered. If registered, the input clock controls the input register, the output clock controls the output and OE registers. All registers can be positively or negatively triggered. Additionally, the input and output paths can be registered independently. The output register can be inverted.
Clock output	Clock output path is enabled.

During configuration, all GPIO pins are configured in weak pull-up mode.

During user mode, unused GPIO pins are tristated and configured in weak pull-up mode. You can change the default mode to weak pull-down in the Interface Designer.

#### Double-Data I/O


Ti35 FPGAs support double data I/O (DDIO) on input and output registers. In this mode, the DDIO register captures data on both positive and negative clock edges. The core receives 2 bit wide data from the interface.

In normal mode, the interface receives or sends data directly to or from the core on the positive and negative clock edges. In resync and pipeline mode, the interface resynchronizes the data to pass both signals on the positive clock edge only.

**GPIO** Input DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 DATA1 DATA2 Clock **Normal Mode** IN0 DATA1 DATA3 DATA5 DATA7 DATA2 DATA4 DATA6 DATA8 IN1 Resync Mode DATA1 DATA3 DATA5 DATA7 IN0 DATA2 DATA4 DATA6 DATA8 IN<sub>1</sub> Pipeline Mode IN0 DATA1 DATA3 DATA5 DATA7 IN1 DATA2 DATA4 DATA6 DATA8

Figure 16: DDIO Input Timing Waveform

In resync mode, the IN1 data captured on the falling clock edge is delayed one half clock cycle. In the Interface Designer, IN0 is the HI pin name and IN1 is the LO pin name.



**Figure 17: DDIO Output Timing Waveform** 

In the Interface Designer, OUT0 is the HI pin name and OUT1 is the LO pin name.

### **Programmable Delay Chains**

The HVIO and HSIO configured as GPIO support programmable delay chain. In some cases you can use static and dynamic delays at the same time.

**Table 9: Programmable Delay Support** 

Delay Type	GPIO Type	Delay Steps	Notes
Static	HVIO	16	Available on input and output paths.
	Single-Ended HSIO	16	Available on input and output paths.
	Differential RX HSIO	64	Cannot use static and dynamic delay at the same time. Only available on P input of the HSIO pair.
	Differential TX HSIO	64	
Dynamic	Single-Ended HSIO	64	Only available on input path.
	Differential RX HSIO	64	Only available on P input of the HSIO pair.



**Learn more:** Refer to **Table 47: Single-Ended I/O Programmable Delay Chain Step Size** on page 59 and **Table 48: Differential I/O Programmable Delay Chain Step Size** on page 59 for the delay step size.

## HVIO

The HVIOs are grouped into banks. Each bank has its own VCCIO33 that sets the bank voltage for the I/O standard. Each HVIO consists of I/O logic and an I/O buffer. I/O logic connects the core logic to the I/O buffers. I/O buffers are located at the periphery of the device.

**Figure 18: HVIO Interface Block** 




Table 10: HVIO Signals (Interface to FPGA Fabric)

Signal	Direction	Description
IN[1:0]	Output	Input data from the HVIO pad to the core fabric.
		IN0 is the normal input to the core. In DDIO mode, IN0 is the data captured on the positive clock edge (HI pin name in the Interface Designer) and IN1 is the data captured on the negative clock edge (LO pin name in the Interface Designer).
ALT	Output	Alternative input connection (in the Interface Designer, <b>Register Option</b> is <b>none</b> ). HVIO only support pll_clkin as the alternative connection.
OUT[1:0]	Input	Output data to HVIO pad from the core fabric.
		OUT0 is the normal output from the core. In DDIO mode, OUT0 is the data captured on the positive clock edge (HI pin name in the Interface Designer) and OUT1 is the data captured on the negative clock edge (LO pin name in the Interface Designer).
OE	Input	Output enable from core fabric to the I/O block. Can be registered.
OUTCLK	Input	Core clock that controls the output and OE registers. This clock is not visible in the user netlist.
INCLK	Input	Core clock that controls the input registers. This clock is not visible in the user netlist.

### Table 11: HVIO Pads


Signal	Direction	Description
Ю	Bidirectional	HVIO pad.

### **HSIO**

Each HSIO block uses a pair of I/O pins as one of the following:

- Single-ended HSIO—Two single-ended I/O pins (LVCMOS, SSTL, HSTL)
- Differential HSIO—One differential I/O pins:
  - Differential SSTL and HSTL
  - LVDS—Receiver (RX), transmitter (TX), or bidirectional (RX/TX)
  - MIPI lane I/O—Receiver (RX) or transmitter (TX)

Figure 19: HSIO Buffer Block Diagram





**Important:** When you are using an HSIO pin as a GPIO, make sure to leave at least 1 pair of unassigned HSIO pins between any GPIO and LVDS or MIPI lane pins. This rule applies for pins on each side of the device (top, bottom, left, right). This separation reduces noise. The Efinity software issues an error if you do not leave this separation.

## **HSIO Configured as GPIO**

You can configure each HSIO block as two GPIO (single-ended) or one GPIO (differential).

Figure 20: I/O Interface Block




Table 12: HSIO Block Configured as GPIO Signals (Interface to FPGA Fabric)


Signal	Direction	Description
IN[3:0]	Output	Input data from the pad to the core fabric.
		INO is the normal input to the core. In DDIO mode, INO is the data captured on the positive clock edge (HI pin name in the Interface Designer) and IN1 is the data captured on the negative clock edge (LO pin name in the Interface Designer).
		When using the deserializer, the first bit is on IN0 and the last bit is on IN3.
ALT	Output	Alternative input connection for GCLK, PLL_CLKIN, RCLK, PLL_EXTFB, and VREF. (In the Interface Designer, <b>Register Option</b> is <b>none</b> ).
		, , , ,
OUT[3:0]	Input	Output data to GPIO pad from the core fabric.
		OUT0 is the normal output from the core. In DDIO mode, OUT0 is the data captured on the positive clock edge (HI pin name in the Interface Designer) and OUT1 is the data captured on the negative clock edge (LO pin name in the Interface Designer).
		When using the serializer, the first bit is on OUT0 and the last bit is on OUT3.
OE/OEN	Input	Output enable from core fabric to the I/O block. Can be registered.
		OEN is used in diffferential mode. Drive it with the same signal as OE.
DLY_ENA	Input	(Optional) Enable the dynamic delay control.
DLY_INC	Input	(Optional) Dynamic delay control. When DLY_ENA = 1,
		1: Increments 0: Decrements
DLY_RST	Input	(Optional) Reset the delay counter.
OUTCLK	Input	Core clock that controls the output and OE registers. This clock is not visible in the user netlist.
OUTFASTCLK	Input	Core clock that controls the output serializer.
INCLK	Input	Core clock that controls the input registers. This clock is not visible in the user netlist.
INFASTCLK	Input	Core clock that controls the input serializer.

**Table 13: GPIO Pads** 

Signal	Direction	Description
IO (P and N)	Bidirectional	GPIO pad.

The signal path from the pad through the I/O buffer changes depending on the I/O standard you are using. The following figures show the paths for the supported standards. The blue highlight indicates the path.

Figure 21: I/O Buffer Path for LVCMOS



When using an HSIO with the HSTL or SSTL I/O standards, you must configure an I/O pad of the standard's input path as a VREF pin. There is one programmable VREF per I/O bank.



**Important:** When configuring an I/O pad of the standard's input path as a VREF pin, you must use the VREF from the same physical I/O bank even when the I/O banks are merged to share a common VCCIO pin.





Figure 22: I/O Buffer Path for HSTL and SSTL

When using an HSIO with the differential HSTL or differential SSTL standard, you must use both GPIO resources in the HSIO. You use the core interface pins associated with the P resource.

Figure 23: I/O Buffer Path for Differential HSTL and SSTL



### **HSIO Configured as LVDS**

You can configure each HSIO block in RX, TX, or bidirectional LVDS mode. As LVDS, the HSIO has these features:

- Programmable V<sub>OD</sub>, depending on the I/O standard used.
- Programmable pre-emphasis.
- Up to 1.5 Gbps.
- Programmable 100  $\Omega$  termination to save power (you can enable or disable it at runtime).
- LVDS input enable to dynamically enable/disable the LVDS input.
- Support for full rate or half rate serialization.
- Up to 10-bit serialization to support protocols such as 8b10b encoding.
- Programmable delay chains.
- Optional 8-word FIFO for crossing from the parallel (slow) clock to the user's core clock to help close timing (RX only).
- Dynamic phase alignment (DPA) that automatically eliminates skew for clock to data channels and data to data channels by adjusting a delay chain setting so that data is sampled at the center of the bit period. The DPA supports full-rate serialization mode only.

**Table 14: Full and Half Rate Serialization** 

Mode	Description	Example
Full rate clock	In full rate mode, the fast clock runs at the same frequency as the data and captures data on the positive clock edge.	Data rate: 800 Mbps Serialization/Deserialization factor: 8 Slow clock frequency: 100 Mhz (800 Mbps / 8) Fast clock frequency: 800 Mhz
Half rate clock	In half rate mode, the fast clock runs at half the speed of the data and captures data on both clock edges.	Data rate: 800 Mbps Serialization / Deserialization factor: 8 Slow clock frequency: 100 Mhz (800 Mbps / 8) Fast clock frequency: 400 Mhz (800 / 2)


You use a PLL to generate the serial (fast) and parallel (slow) clocks for the LVDS pins. The slow clock runs at the data rate divided by the serialization factor.

Ti35 FPGAs do not have a dedicated LVDS clock tree; therefore, the fast and slow clocks must use global or regional clocks to feed the LVDS primitives.

#### **LVDS RX**

You can configure an HSIO block as one LVDS RX signal.

Figure 24: LVDS RX Interface Block Diagram




**Table 15: LVDS RX Signals (Interface to FPGA Fabric)** 

Signal	Direction	Clock Domain	Description
IN[9:0]	Output	SLOWCLK	Parallel input data to the core. The width is programmable.
ALT	Output		Alternate input, only available for an LVDS RX resource in bypass mode (deserialization width is 1; alternate connection type). Alternate connections are PLL_CLKIN, PLL_EXTFB, GCLK, and RCLK.
LOCK	Output		(Optional) When DPA is enabled, this signal indicates that the DPA has achieved training lock and data can be passed.
FIFO_EMPTY	Output	FIFOCLK	(Optional) When FIFO is enabled, this signal indicates that the FIFO is empty.
SLOWCLK	Input	_	Parallel (slow) clock.
FASTCLK	Input	_	Serial (fast) clock.
FIFOCLK	Input	_	(Optional) Core clock to read from the FIFO.
FIFO_RD	Input	FIFOCLK	(Optional) Enables FIFO to read.
RST	Input	FIFOCLK SLOWCLK	(Optional) Asynchronous. Resets the FIFO and serializer. If the FIFO is enabled, it is relative to FIFOCLK; otherwise it is relative to SLOWCLK.
ENA	Input	_	Dynamically enable or disable the LVDS input buffer. Can save power when disabled.  1: Enabled 0: Disabled
TERM	Input	-	Enables or disables termination in dynamic termination mode.  1: Enabled  0: Disabled
DLY_ENA	Input	SLOWCLK	(Optional) Enable the dynamic delay control or the DPA circuit, depending on the LVDS RX delay settings.
DLY_INC	Input	SLOWCLK	(Optional) Dynamic delay control. Cannot be used with DPA enabled. When DLY_ENA is 1: 1: Increments 0: Decrements
DLY_RST	Input	SLOWCLK	(Optional) Reset the delay counter or the DPA circuit, depending on the LVDS RX delay settings.

The following waveform shows the relationship between the fast clock, slow clock, RX data coming in from the pad, and byte-aligned data to the core.

Figure 25: LVDS RX Timing Example Serialization Width of 8 (Half Rate)



IN is byte-aligned data passed to the core on the rising edge of SLOWCLK.




**Note:** For LVDS RX interfaces with multiple LVDS RX lanes and an LVDS RX clock input, use the LVDS RX blocks from the same side of the FPGA to minimize skew between data lanes and RX clock input.

#### LVDS TX

You can configure an HSIO block as one LVDS TX signal. LVDS TX can be used in the serial data output mode or reference clock output mode.

Figure 26: LVDS TX Interface Block Diagram




**Table 16: LVDS TX Signals (Interface to FPGA Fabric)** 

Signal	Direction	Clock Domain	Description
OUT[9:0]	Input	SLOWCLK	Parallel output data from the core. The width is programmable.
SLOWCLK	Input	_	Parallel (slow) clock.
FASTCLK	Input	_	Serial (fast) clock.
RST	Input	SLOWCLK	(Optional) Resets the serializer.
OE	Input	_	(Optional) Output enable signal.

The following waveform shows the relationship between the fast clock, slow clock, TX data going to the pad, and byte-aligned data from the core.

Figure 27: LVDS Timing Example Serialization Width of 8 (Half Rate)



OUT is byte-aligned data passed from the core on the rising edge of SLOWCLK.




**Note:** For LVDS TX interfaces with multiple LVDS TX lanes and an LVDS TX reference clock output, use the LVDS TX blocks from the same side of the FPGA to minimize skew between data lanes and TX reference clock output.

### **LVDS Bidirectional**

You can configure an HSIO block as one LVDS bidirectional signal. You must use the same serialization for the RX and TX.

**Figure 28: LVDS Bidirectional Interface Block Diagram** 



**Table 17: LVDS Bidirectional Signals (Interface to FPGA Fabric)** 

Signal	Direction	Clock Domain	Description
IN[9:0]	Output	SLOWCLK	Parallel input data to the core. The width is programmable.
LOCK	Output	-	(Optional) When DPA is enabled, this signal indicates that the DPA has achieved training lock and data can be passed.
FIFO_EMPTY	Output	FIFOCLK	(Optional) When the FIFO is enabled, this signal indicates that the FIFO is empty.
INSLOWCLK	Input	_	Parallel (slow) clock for RX.
INFASTCLK	Input	_	Serial (fast) clock for RX.
FIFOCLK	Input	_	(Optional) Core clock to read from the FIFO.
FIFO_RD	Input	FIFOCLK	(Optional) Enables FIFO to read.
INRST	Input	FIFOCLK SLOWCLK	(Optional) Asynchronous. Resets the FIFO and RX serializer. If the FIFO is enabled, it is relative to FIFOCLK; otherwise it is relative to SLOWCLK.
ENA	Input	_	Dynamically enable or disable the LVDS input buffer. Can save power when disabled.  1: Enabled 0: Disabled
TERM	Input	-	Enables or disables termination in dynamic termination mode.  1: Enabled  0: Disabled
DLY_ENA	Input	SLOWCLK	(Optional) Enable the dynamic delay control or the DPA circuit, depending on the Bidirectional LVDS delay settings.
DLY_INC	Input	SLOWCLK	(Optional) Dynamic delay control. Cannot be used with DPA enabled. When DLY_ENA is 1, 1: Increments 0: Decrements
DLY_RST	Input	SLOWCLK	(Optional) Reset the delay counter or the DPA circuit, depending on the Bidirectional LVDS delay settings.
DBG[5:0]	Output	SLOWCLK	DPA debug pin. Outputs the final delay chain settings when DPA achieved lock.

Signal	Direction	Clock Domain	Description
OUT[9:0]	Input	SLOWCLK	Parallel output data from the core. The width is programmable.
OUTSLOWCLK	Input	_	Parallel (slow) clock for TX.
OUTFASTCLK	Input	_	Serial (fast) clock for TX.
OUTRST	Input	SLOWCLK	(Optional) Resets the TX serializer.
OE	Input	_	Output enable signal.

#### **LVDS Pads**

**Table 18: LVDS Pads** 

Signal	Direction	Description
Р	Output	Differential pad P.
N	Output	Differential pad N.

### **HSIO Configured as MIPI Lane**

You can configure the HSIO block as a MIPI RX or TX lane. The block supports bidirectional data lane, unidirectional data lane, and unidirectional clock lane which can run at speeds up to 1.5 Gbps. The MIPI lane operates in high-speed (HS) and low-power (LP) modes. In HS mode, the HSIO block transmits or receives data with x8 serializer/deserializer. In LP mode, it transmits or receives data without deserializer/serializer.

The MIPI lane block does not include the MIPI D-PHY core logic. A full MIPI D-PHY solution requires:

- Multiple MIPI RX or TX lanes (at least a clock lane and a data lane)
- Soft MIPI D-PHY IP core programmed into the FPGA fabric

The MIPI D-PHY standard is a point-to-point protocol with one endpoint (TX) responsible for initiating and controlling communication. Often, the standard is unidirectional, but when implementing the MIPI DSI protocol, you can use one TX data lane for LP bidirectional communication.

The protocol is source synchronous with one clock lane and 1, 2, 4, or 8 data lanes. The number of lanes available depends on which package you are using. A dedicated HSIO block is assigned on the RX interface as a clock lane while the clock lane for TX interface can use any of the HSIO block in the group.

#### MIPI RX Lane

In RX mode, the HS (fast) clock comes in on the MIPI clock lane and is divided down to generate the slow clock. The fast and slow clocks are then passed to neighboring HSIO blocks to be used for the MIPI data lanes.


The data lane fast and slow clocks must be driven by a clock lane in the same MIPI group (dedicated buses drive from the clock lane to the neighboring data lanes).

The MIPI RX function is defined as:

**Table 19: MIPI RX Function** 

MIPI RX Function	Description
RX_DATA_xy_zz	MIPI RX Data Lane. You can use any data lanes within the same group to form multiple lanes of MIPI RX channel.
	x = P  or  N
	y = 0 to 7 data lanes (Up to 8 data lanes per channels)
	zz = I0 to I11 MIPI RX channel (Up to 12 MIPI RX channels)
RX_CLK_x_zz	MIPI RX Clock Lane. One clock lane is required for each MIPI RX channel. x = P or N
	zz = I0 to I11 MIPI RX channel (Up to 12 MIPI RX channels)

Figure 29: MIPI RX Lane Block Diagram



1. These signals are in the primitive, but the software automatically connects them for you.

**Table 20: MIPI RX Lane Signals** 

Interface to MIPI soft CSI/DSI controller with D-PHY in FPGA Fabric


Signal	Direction	Clock Domain	Description
LP_P_OE	Input	_	(Optional) LP output enable signal for P pad.
LP_P_OUT	Input	-	(Optional) LP output data from the core for the P pad. Used if the data lane is reversible.
LP_P_IN	Output	_	LP input data from the P pad.
CLKOUT	Output	_	Divided down parallel (slow) clock from the pads that can drive the core clock tree. Used to drive the core logic implementing the rest of the D-PHY protocol. It should also connect to the FIFOCLK of the data lanes.
SLOWCLKOUT <sup>(4)</sup>	Output	-	Divided down parallel (slow) clock from the pads. Can only drive RX DATA lanes.
FASTCLKOUT <sup>(4)</sup>	Output	-	Serial (fast) clock from the pads. Can only drive RX DATA lanes.
HS_IN[7:0]	Output	SLOWCLK	High-speed parallel data input.
FIFO_EMPTY	Output	FIFOCLK	(Optional) When the FIFO is enabled, this signal indicates that the FIFO is empty.
FIFO_RD	Input	FIFOCLK	(Optional) Enables FIFO to read.
RST	Input	FIFOCLK SLOWCLK	(Optional) Asynchronous. Resets the FIFO and serializer. If the FIFO is enabled, it is relative to FIFOCLK; otherwise it is relative to SLOWCLK.
FIFOCLK <sup>(4)</sup>	Input	_	(Optional) Core clock to read from the FIFO.
SLOWCLK <sup>(4)</sup>	Input	-	Parallel (slow) clock.
FASTCLK <sup>(4)</sup>	Input	_	Serial (fast) clock.
DLY_INC	Input	SLOWCLK	(Optional) Dynamic delay control. When DLY_ENA is 1, 1: Increments 0: Decrements
DLY_ENA	Input	SLOWCLK	(Optional) Enable the dynamic delay control.
DLY_RST	Input	SLOWCLK	(Optional) Reset the delay counter.
LP_N_OE	Input	_	(Optional) LP output enable signal for N pad.
LP_N_OUT	Input	-	(Optional) LP output data from the core for the N pad. Used if the data lane is reversible.
LP_N_IN	Output	_	LP input data from the N pad.
HS_ENA	Input	_	Dynamically enable the differential input buffer when in high- speed mode.
HS_TERM	Input	_	Dynamically enables input termination high-speed mode.
	*		

The clock lane generates the fast clock and slow clock for the RX data lanes within the interface group. It also generates a clock which is divided by 4 that feeds the global

 $<sup>^{(4)}</sup>$  These signals are in the primitive, but the software automatically connects them for you.

network. The following figure shows the clock connections between the clock and data lanes.

Figure 30: Connections for Clock and RX Data Lane in the Same MIPI RX Channel




1. The software automatically connects this signal for you.

#### **MIPI TX Lane**

In TX mode, a PLL generates the parallel and serial clocks and passes them to the clock and data lanes.

Figure 31: MIPI TX Lane Block Diagram



**Table 21: MIPI TX Lane Signals** 

Interface to MIPI soft CSI/DSI controller with D-PHY in FPGA fabric

Signal	Direction	Clock Domain	Description
LP_P_OE	Input	_	LP output enable signal for P pad.
LP_P_OUT	Input	_	LP output data from the core for the P pad.
LP_P_IN	Output	_	(Optional) LP input data from the P pad. Used if data lane is reversible.
HS_OE	Input	_	High-speed output enable signal.
RST	Input	SLOWCLK	(Optional) Resets the serializer.
HS_OUT[7:0]	Input	SLOWCLK	High-speed output data from the core. Always 8-bits wide.
SLOWCLK	Input	_	Parallel (slow) clock.
FASTCLK	Input	_	Serial (fast) clock.
LP_N_OE	Input	_	LP output enable signal for N pad.
LP_N_OUT	Input	_	LP output data from the core for the N pad.
LP_N_IN	Output	_	(Optional) LP input data from the N pad. Used if data lane is reversible.

#### **MIPI Lane Pads**

**Table 22: MIPI Lane Pads** 

Signal	Direction	Description		
Р	Output	Differential pad P.		
N	Output	Differential pad N.		

### I/O Banks

Elitestek FPGAs have input/output (I/O) banks for general-purpose usage. Each I/O bank has independent power pins. The number and voltages supported vary by FPGA and package.

Some I/O banks are merged at the package level by sharing VCCIO pins, these are called merged banks. Merged banks have underscores (\_) between banks in the VCCIO name (e.g., 1B\_1C means VCCIO for bank 1B and 1C are connected). Some of the banks in a merged bank may not have available user I/Os in the package. The following table lists banks that have available user I/Os in a package.

Table 23: I/O Banks by Package

Package	I/O Banks	Voltage (V)	Dynamic Voltage Support	DDIO Support	Merged Banks
W64	1A, 1B, 3B	1.2, 1.5, 1.8	-	All	1A_4B, 1B_2A, 2A_3A_3B_4A
F100S3F2	1A, 2A	1.2, 1.5, 1.8 <sup>(5)</sup>	-	All	1A_4B, 2A_2B
	1B, 3A, 3B	1.2, 1.5, 1.8	_	All	3B_4A
	BL	1.8, 2.5, 3.0, 3.3	<b>✓</b>	All	-
F225	BL, TL, TR, BR,	1.8, 2.5, 3.0, 3.3	<b>✓</b>	All	_
	1A, 1B, 2A, 2B, 3A, 3B, 4A, 4B	1.2, 1.5, 1.8	-	All	-



Learn more: Refer to the Ti35 Pinout (.xlsx) for information on the I/O bank assignments.

## Oscillator

The Ti35 has one low-frequency oscillator tailored for low-power operation. The oscillator runs at a nominal frequency of 10, 20, 40, or 80 MHz. You can use the oscillator to perform always-on functions with the lowest power possible. It's output clock is available to the core. You can enable or disable the oscillator to allow power savings when not in use.

<sup>(5)</sup> The SPI flash memory's VCC is connected to VCCIO1A\_4B. If you are using the SPI flash memory, drive the VCCIO1A\_4B with a 1.8 V supply.

## **PLL**


*Ti-series* FPGAs have 4 PLLs to synthesize clock frequencies. The PLLs are located in the corners of the FPGA. You can use the PLL to compensate for clock skew/delay via external or internal feedback to meet timing requirements in advanced applications. The PLL reference clock has up to four sources. You can dynamically select the PLL reference clock with the CLKSEL port. (Hold the PLL in reset when dynamically selecting the reference clock source.)

The PLL consists of a pre-divider counter (N counter), a feedback multiplier counter (M counter), a post-divider counter (O counter), and output dividers (C).



**Note:** You can cascade the PLLs in Ti35 FPGAs. To avoid the PLL losing lock, *Elitestek* recommends that you do not cascade more than two PLLs.

Figure 32: PLL Block Diagram



The counter settings define the PLL output frequency:


Local and Core Feedback Mode	Where:
$F_{PFD} = F_{IN} / N$	F <sub>VCO</sub> is the voltage control oscillator frequency
$F_{VCO} = (F_{PFD} \times M \times O \times C_{FBK})^{(6)}$	F <sub>PLL</sub> is the post-divider PLL VCO frequency
$F_{PLI} = F_{VCO} / O$	F <sub>OUT</sub> is the output clock frequency
$F_{OUT} = (F_{IN} \times M \times C_{FBK}) / (N \times C)$	F <sub>IN</sub> is the reference clock frequency
COT (CIN COT )	F <sub>PFD</sub> is the phase frequency detector input frequency
	O is the post-divider counter
	C is the output divider



Note: Refer to the PLL Timing and AC Characteristics on page 63 for F<sub>VCO</sub>, F<sub>OUT</sub>. F<sub>IN</sub>, F<sub>PLL</sub>, and F<sub>PFD</sub> values.

<sup>(</sup>M x O x  $C_{FBK}$ ) must be  $\leq 255$ .

Figure 33: PLL Interface Block Diagram



**Table 24: PLL Signals (Interface to FPGA Fabric)** 

Signal	Direction	Description
CLKIN[3:0]	Input	Reference clocks driven by I/O pads or core clock tree.
CLKSEL[1:0]	Input	You can dynamically select the reference clock from one of the clock in pins.
RSTN	Input	Active-low PLL reset signal. When asserted, this signal resets the PLL; when de-asserted, it enables the PLL. De-assert only when the CLKIN signal is stable.
		Connect this signal in your design to power-up or reset the PLL. Assert the RSTN pin for a minimum pulse of 10 ns to reset the PLL. Assert RSTN when dynamically changing the selected PLL reference clock.
FBK	Input	Connect to a clock out interface pin when the PLL is in core feedback mode.
IOFBK	Input	Connect to a clock out interface pin when the PLL is in external I/O feedback mode.
CLKOUT0 CLKOUT1 CLKOUT2 CLKOUT3 CLKOUT4	Output	PLL output. You can route these signals as input clocks to the core's GCLK network.  CLKOUT4 can only feed the top or bottom regional clocks.  All PLL outputs lock on the negative clock edge. The Interface Designer inverts the clock polarity on the leaf cells by default (Output Clock Inversion option unchecked). Check the option if you are using the clock to drive core logic.  You can use CLKOUT0 only for clocks with a maximum frequency of 4x (integer) of the reference clock. If all your system clocks do not fall within this range, you should dedicate
LOCKED	Output	one unused clock for CLKOUTO.  Goes high when PLL achieves lock; goes low when a loss of lock is detected. Connect this signal in your design to monitor the lock status.  This signal is not synchronized to any clock and the minimum high or low pulse width of the lock signal may be smaller than the CLKOUT's period.
SHIFT[2:0]	Input	(Optional) Dynamically change the phase shift of the output selected to the value set with this signal.  Possible values from 000 (no phase shift) to 111 (3.5 F <sub>PLL</sub> cycle delay). Each increment adds 0.5 cycle delay.
SHIFT_SEL[4:0]	Input	(Optional) Choose the output(s) affected by the dynamic phase shift.
SHIFT_ENA	Input	(Optional) When high, changes the phase shift of the selected PLL(s) to the new value.

Table 25: PLL Reference Clock Resource Assignments (F100S3F2)

PLL	REFCLK0	REFCLK1	REFCLK2	External Feedback I/O
PLL_TL	Single-ended: GPIOL_P_18_PLLIN0 Differential: GPIOL_P_18_PLLIN0, GPIOL_N_18	Unbonded <sup>(7)</sup>	Unbonded <sup>(7)</sup>	Single-ended: GPIOL_P_17_EXTFB Differential: GPIOL_P_17_EXTFB, GPIOL_N_17
PLL_TR	Single-ended: GPIOR_P_19_PLLIN0 Differential: GPIOR_P_19_PLLIN0, GPIOR_N_19	Unbonded <sup>(7)</sup>	Unbonded <sup>(7)</sup>	Unbonded <sup>(7)</sup>

<sup>&</sup>lt;sup>(7)</sup> There is no dedicated pin assigned to this reference clock.

42

PLL	REFCLK0	REFCLK1	REFCLK2	External Feedback I/O
PLL_BR	Single-ended: GPIOR_P_00_PLLIN0 Differential: GPIOR_P_00_PLLIN0, GPIOR_N_00_CDI22	Unbonded <sup>(7)</sup>	Unbonded <sup>(7)</sup>	Single-ended: GPIOR_P_01_EXTFB Differential: GPIOR_P_01_EXTFB, GPIOR_N_01_CDI23

Table 26: PLL Reference Clock Resource Assignments (F225)

PLL	REFCLK0	REFCLK1	REFCLK2	External Feedback I/O
PLL_BL	Single-ended: GPIOL_P_00_PLLIN0 Differential: GPIOL_P_00_PLLIN0, GPIOL_N_00	Single-ended: GPIOB_P_00_PLLIN1 Differential: GPIOB_P_00_PLLIN1, GPIOB_N_00	Unbonded <sup>(7)</sup>	Single-ended: GPIOB_P_01_EXTFB Differential: GPIOB_P_01_EXTFB, GPIOB_N_01
PLL_TL	Single-ended: GPIOL_P_18_PLLIN0 Differential: GPIOL_P_18_PLLIN0, GPIOL_N_18	Single-ended: GPIOT_P_00_PLLIN1 Differential: GPIOT_P_00_PLLIN1 GPIOT_N_00	GPIOL_11_PLLIN2	Single-ended: GPIOL_P_17_EXTFB Differential: GPIOL_P_17_EXTFB, GPIOL_N_17
PLL_TR	Single-ended: GPIOR_P_19_PLLIN0 Differential: GPIOR_P_19_PLLIN0, GPIOR_N_19	Single-ended: GPIOT_P_17_PLLIN1 Differential: GPIOT_P_17_PLLIN1, GPIOT_N_17	Unbonded <sup>(7)</sup>	Single-ended: GPIOT_P_16_EXTFB Differential: GPIOT_P_16_EXTFB, GPIOT_N_16
PLL_BR	Single-ended: GPIOR_P_00_PLLIN0 Differential: GPIOR_P_00_PLLIN0, GPIOR_N_00_CDI22	Single-ended: GPIOB_P_17_PLLIN1 Differential: GPIOB_P_17_PLLIN1, GPIOB_N_17	GPIOR_29_PLLIN2	Single-ended: GPIOR_P_01_EXTFB Differential: GPIOR_P_01_EXTFB, GPIOR_N_01_CDI23

## **Dynamic Phase Shift**

Ti35 FPGAs support a dynamic phase shift where you can adjust the phase shift of each output dynamically in user mode by up to 3.5 F<sub>PLL</sub> cycles. For example, to phase shift a 400 MHz clock by 90-degree, configure the PLL to have a F<sub>PLL</sub> frequency of 800 MHz, set the output counter division to 2, and set SHIFT[2:0] to 001.

### Implementing Dynamic Phase Shift

Use these steps to implement the dynamic phase shift:

- **1.** Write the new phase setting into SHIFT[2:0].
- **2.** After 1 clock cycle of the targeted output clock that you want to shift, assert the SHIFT\_SEL[n] and SHIFT\_ENA signals.
- **3.** Hold SHIFT\_ENA and SHIFT\_SEL[n] high for a minimum period of 4 clock cycles of the targeted output clock.
- **4.** De-assert SHIFT\_ENA and SHIFT\_SEL[n]. Wait for at least 4 clock cycles of the targeted output clock before asserting SHIFT\_ENA and SHIFT\_SEL[n] again.



**Note:** n in SHIFT SEL[n] represents the output clock that you intend to add phase shift.

The following waveforms describe the signals for a single phase shift and consecutive multiple phase shifts.

Figure 34: Single Dynamic Phase Shift Waveform Example for CLKOUT1





Figure 35: Consecutive Dynamic Phase Shift Waveform Example for CLKOUT1



## **SPI Flash Memory**

Ti35 FPGAs in the F100S3F2 package include a SPI flash memory. The SPI flash memory has a density of 16 Mbits and a clock rate of up to 85 MHz. In active configuration mode, the FPGA is configured using the configuration bitstream in the SPI flash memory. Typically you can fit two compressed bitstream images into the F100S3F2 SPI flash.




Important: You cannot enable the Ti35 FPGA security features when using compressed bitstreams.

To use active programming mode for the Ti35 F100S3F2 with the SPI flash memory, you must use the SPI Active using JTAG Bridge configuration mode to configure the SPI flash memory.



Learn more: Refer to the AN 033: Configuring *Ti-series* FPGAs for information on programming the SPI flash memory.

Figure 36: SPI Flash Memory Block Diagram





Important: The SPI flash memory's VCC is connected to VCCIO1A\_4B. If you are using the SPI flash memory, drive the VCCIO1A\_4B with a 1.8 V supply.

**Table 27: SPI Flash Memory Signals (Interface to FPGA Fabric)** 

SPI Name	Signal	Direction	Description
SCLK	SCLK_OUT	Input	Clock output from FPGA CCK pin to SPI flash memory.
	SCLK_OE	Input	Output enable. Required for multiple controller.
MOSI	MOSI_IN	Output	Required for x2 or x4 data width.
	MOSI_OUT	Input	Data output from FPGA CDI0 to SPI flash memory.
	MOSI_OE	Input	Output enable. Required for x2 data width, x4 data width, or multiple controller.
MISO	MISO_IN	Output	Data input to FPGA CDI1 from SPI flash memory.
	MISO_OUT	Input	Required for x2 or x4 data width.
	MISO_OE	Input	Output enable. Required for x2 or x4 data width.
WP_N	WP_N_IN	Output	Required for x4 data width.
	WP_N_OUT	Input	Data output from FPGA CDI2 pin to SPI flash memory.
	WP_N_OE	Input	Output enable. Required for x4 data width or multiple controller.
HOLD_N	HOLD_N_IN	Output	Required for x4 data width.
	HOLD_N_OUT	Input	Data output from FPGA CDI3 pin to SPI flash memory
	HOLD_N_OE	Input	Output enable. Required for x4 data width or multiple controller.
CS_N	CS_N_OUT	Input	Chip select output from FPGA SSL_N pin to SPI flash memory.
	CS_N_OE	Input	Output enable. Required for multiple controller.
CLK	CLK	Input	Required for register interface.




**Important:** ins GPIOL\_P\_01, GPIOL\_N\_01, GPIOL\_P\_03, and GPIOL\_N\_03 are not available as user I/Os if you enable the SPI flash memory access during user mode. Refer to the Ti-series Interfaces User Guide for information about enabling the SPI flash memory during user mode to store user data.

## **HyperRAM**

The Ti35 FPGA in F100S3F2 package includes a HyperRAM. The HyperRAM has a density of 256 Mbits and a clock rate of up to 200 MHz. The HyperRAM supports double-data rates of up to 400 Mbps and supports a 16 bit data bus.

Figure 37: HyperRAM Block Diagram





**Important:** The HyperRAM's VCC is connected to  $VCCIO_2A_2B$ . If you are using the HyperRAM, drive the  $VCCIO_2A_2B$  with a 1.8 V supply.

Table 28: HyperRAM Signals (Interface to FPGA Fabric)

Signal	Direction	Description
CLK	Input	HyperRAM controller clock.
CLK90	Input	90 degree phase-shifted version of CLK.
CLKCAL	Input	Calibration clock for input data.
RST_N	Input	Active-low HyperRAM reset.
CS_N	Input	Active-low HyperRAM chip select signal.
CK_P_HI	Input	The clock provided to the HyperRAM. The clock is not required
CK_P_LO	Input	to be free-running. Registered in normal mode of DDIO.
CK_N_HI	Input	
CK_N_LO	Input	
RWDS_OUT_HI [1:0]	Input	Read/write data strobe input ports for data mask during write
RWDS_OUT_LO [1:0]	Input	operation. Registered in normal mode/resync mode of DDIO.
RWDS_OE [1:0]	Input	Read/write data strobe output enable port.
RWDS_IN_HI [1:0]	Output	Read/write data strobe output ports for latency indication, also
RWDS_IN_LO [1:0]	Output	center-aligned reference strobe for read data. Registered in normal mode/resync mode of DDIO.
DQ_OUT_HI [15:0]	Input	DQ input ports for command, address and data. Registered in
DQ_OUT_LO [15:0]	Input	normal mode of DDIO.
DQ_OE [15:0]	Input	DQ output enable port.
DQ_IN_HI [15:0]	Output	DQ output ports for data.
DQ_IN_LO [15:0]	Output	

## **Single-Event Upset Detection**

The Ti35 FPGA has a hard block for detecting single-event upset (SEU). The SEU detection feature has two modes:

- Auto mode—The Ti35 control block periodically runs SEU error checks and flags if it detects an error. You can configure the interval time between SEU checks.
- Manual mode—The user design runs the check.

In both modes, the user design is responsible for deciding whether to reconfigure the Ti35 when an error is detected.



Learn more: For more information on using the SEU detection feature, refer to the *Ti-series* Interfaces User Guide.

## **Internal Reconfiguration Block**

The Ti35 FPGAs have built-in hardware that supports an internal reconfiguration feature. The Ti35 can reconfigure itself from a bitstream image stored in flash memory.

## **Security Feature**

The Ti35 FPGA security feature includes:


- Intellectual property protection using bitstream encryption with the AES-GCM-256 algorithm
- Anti-tampering support using asymmetric bitstream authentication with the RSA-4096 algorithm



**Important:** You cannot enable the Ti35 FPGA security features when using compressed bitstreams.

You can enable encryption, authentication, or both. You enable the security features at the project level.

Figure 38: Security Flow





**Download:** Refer to the Securing *Ti-series* Bitstreams section of the Configuring an FPGA chapter in the Efinity Software User Guide for instructions on how to enable these features.

### **Bitstream Encryption**

Symmetric bitstream encryption uses a 256-bit key and the AES-GCM-256 algorithm. You create the key and then use it to encrypt the bitstream. You also need to store the key into the FPGA's fuses. During configuration, the Ti35 built-in AES-GCM-256 engine decrypts the encrypted configuration bitstream using the stored key. Without the correct key, the bitstream decryption process cannot recover the original bitstream.

#### **Bitstream Authentication**

For bitstream authentication, you use a public/private key pair and the RSA-4096 algorithm. You create a public/private key pair and sign the bitstream with the private key. Then, you save a hashed version of the public key into fuses in the FPGA. During configuration, the FPGA validates the signature on the bitstream using the public key.

If the signature is valid, the FPGA knows that the bitstream came from a trusted source and has not been altered by a third party. The FPGA continues configuring normally and goes into user mode. If the signature is invalid, the FPGA stops configuration and does not go into user mode.

The private key remains on your computer and is not shared with anyone. The FPGA only has the public key: the bitstream contains the public key data and a signature, while the fuses contain a hashed public key. You can only sign the bitstream with the private key. An attacker cannot re-sign a tampered bitstream without the private key.

### **Disabling JTAG Access**

Ti35 FPGA's support JTAG blocking, which disables JTAG access to the FPGA by blowing a fuse. Once the fuse is blown, you cannot perform any JTAG operation except for reading the FPGA IDCODE, reading DEVICE\_STATUS, and enabling BYPASS mode. To fully secure the FPGA, you must blow the JTAG fuse.




**Important:** Once you blow the fuse, however, you cannot use JTAG ever again in that FPGA (except for IDCODE, DEVICE STATUS, and BYPASS). So blowing this fuse should be the very last step in your manufacturing process.

## Power-Up Sequence

You **must** use the following power-up sequence when powering *Ti-series* FPGAs:

Figure 39: Power-Up Sequence



- 1. Power-up VCC and VCCA XX first.
- 2. When VCC and VCCA\_XX are stable, power-up all VCCIO and VCCAUX. There is no specific timing delay between the VCCIO pins.
  - !

Important: Ensure the power ramp rate is within VCCIO/10 V/ms to 10 V/ms.

**3.** After all power supplies are stable, hold <code>CRESET\_N</code> low for a duration of t<sub>CRESET\_N</sub> before asserting <code>CRESET\_N</code> from low to high to trigger active SPI programming (the FPGA loads the configuration data from an external flash device).



Learn more: Refer to AN 030: Using the Ti-series Power Estimator for detailed information on FPGA power estimation.



**Note:** Refer to **Configuration Timing** on page 64 for timing information.

**Table 29: Connection Requirements for Unused Resources and Features** 

Unused Resource/Feature	Pin	Note
PLL	VCCA_xx	Connect to VCC.
HSIO Bank	VCCIO_xx	Connect to either 1.2 V, 1.5 V, or 1.8 V.
HVIO Bank	VCCIO33_xx	Connect to either 1.8 V, 2.5 V, 3.0 V, or 3.3 V.



**Learn more:** Refer to *Ti-series* Hardware Design Checklist and Guidelines for connection requirements for unused resources.

## **Power Supply Current Transient**

You may observe an inrush current on the dedicated power rail during power-up. You must ensure that the power supplies selected in your board meets the current requirement during power-up and the estimated current during user mode. Use the Power Estimator to calculate the estimated current during user mode.


**Table 30: Minimum Power Supply Current Transient** 

Power Supply	Minimum Power Supply Current Transient	Unit
VCC	500	mA

## Configuration

The Ti35 FPGA contains volatile Configuration RAM (CRAM). The user must configure the CRAM for the desired logic function upon power-up and before the FPGA enters normal operation. The FPGA's control block manages the configuration process and uses a bitstream to program the CRAM. The Efinity® software generates the bitstream, which is design dependent. You can configure the Ti35 FPGA(s) in SPI active, SPI passive, or JTAG mode.

**Figure 40: High-Level Configuration Options** 



In active mode, the FPGA controls the configuration process. The configuration clock can either be provided by an oscillator circuit within the FPGA or an external clock connected to the EXT CONFIG CLK pin. The bitstream is typically stored in an external serial flash device, which provides the bitstream when the FPGA requests it.

The control block sends out the instruction and address to read the configuration data. First, it issues a release from power-down instruction to wake up the external SPI flash. Then, it waits for at least 30 µs before issuing a fast read command to read the content of SPI flash from address 24h' 000000.

In passive mode, the FPGA is the slave and relies on an external master to provide the control, bitstream, and clock for configuration. Typically the master is a microcontroller or another FPGA in active mode. The controller must wait for at least 32 µs after CRESET is de-asserted before it can send the bitstream.

In JTAG mode, you configure the FPGA via the JTAG interface.

52

## **Supported FPGA Configuration Modes**

**Table 31: Ti35 Configuration Modes by Package** 

Configuration Mode	Width	F100S3F2	F225
Active	X1	✓	✓
	X2	✓	<b>✓</b>
	X4	-	<b>✓</b>
	X8	-	<b>✓</b>
Passive	X1	✓	<b>✓</b>
	X2	<b>✓</b>	<b>✓</b>
	X4	-	✓
	X8	_	✓
	X16	-	✓ <sup>(8)</sup>
	X32	-	✓ <sup>(8)</sup>
JTAG	X1	✓	✓



**Learn more:** Refer to AN 033: Configuring *Ti-series* FPGAs for more information.

<sup>(8)</sup> Not supported when security mode is enabled.

# **Characteristics and Timing**

## **DC** and Switching Characteristics



Important: All specifications are preliminary and pending hardware characterization.

#### **Table 32: Absolute Maximum Ratings**

Conditions beyond those listed may cause permanent damage to the device. Device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

Symbol	Description	Min	Max	Units
VCC	Core power supply	-0.5	1.05	V
VCCA	PLL analog power supply	-0.5	1.05	V
VCCAUX	1.8 V auxiliary power supply	-0.5	1.98	V
VCCIO	HSIO bank power supply	-0.5	1.98	V
VCCIO33	HVIO bank power supply	-0.5	3.6	V
I <sub>IN</sub>	Maximum current allowed through any I/O pin when the devices is not turned on or during power-up/down <sup>(10)</sup>	-	10	mA
V <sub>IN</sub>	HVIO input voltage	-0.5	3.63	V
	HSIO input voltage	-0.5	1.98	V
T <sub>J</sub>	Operating junction temperature	-40	125	°C
T <sub>STG</sub>	Storage temperature, ambient	-55	150	°C

<sup>(9)</sup> Supply voltage specification applied to the voltage taken at the device pins with respect to ground, not at the power supply.
(10) Should not exceed a total of 100 mA per bank

Table 33: Recommended Operating Conditions (C3, C4, I3 Speed Grades)<sup>(9)</sup>

Symbol	Description	Min	Тур	Max	Units
VCC	Core power supply	0.92	0.95	0.98	V
VCCA	PLL analog power supply	0.92	0.95	0.98	V
VCCAUX	1.8 V auxiliary power supply	1.75	1.8	1.85	V
VCCIO	1.2 V HSIO bank power supply	1.14	1.2	1.26	V
	1.5 V HSIO bank power supply	1.425	1.5	1.575	V
	1.8 V HSIO bank power supply	1.71	1.8	1.89	V
VCCIO33	1.8 V HVIO bank power supply	1.71	1.8	1.89	V
	2.5 V HVIO bank power supply	2.375	2.5	2.625	V
	3.0 V HVIO bank power supply	2.85	3.0	3.15	V
	3.3 V HVIO bank power supply	3.135	3.3	3.465	V
T <sub>JCOM</sub>	Operating junction temperature, commercial	0	-	85	°C
T <sub>JIND</sub>	Operating junction temperature, industrial	-40	-	100	°C

Table 34: Recommended Operating Conditions (C3L, I3L, C4L Speed Grades)<sup>(9)</sup>

Symbol	Description	Min	Тур	Max	Units
VCC	Core power supply	0.82	0.85	0.88	V
VCCA	PLL analog power supply	0.82	0.85	0.88	V
VCCAUX	1.8 V auxiliary power supply	1.75	1.8	1.85	V
VCCIO	1.2 V HSIO bank power supply	1.14	1.2	1.26	V
	1.5 V HSIO bank power supply	1.425	1.5	1.575	V
	1.8 V HSIO bank power supply	1.71	1.8	1.89	V
VCCIO33	1.8 V HVIO bank power supply	1.71	1.8	1.89	V
	2.5 V HVIO bank power supply	2.375	2.5	2.625	V
	3.0 V HVIO bank power supply	2.85	3.0	3.15	V
	3.3 V HVIO bank power supply	3.135	3.3	3.465	V
T <sub>JCOM</sub>	Operating junction temperature, commercial	0	-	85	°C
T <sub>JIND</sub>	Operating junction temperature, industrial	-40	-	100	°C

### **Table 35: Power Supply Ramp Rates**

Symbol	Description	Min	Max	Units
t <sub>RAMP</sub>	Power supply ramp rate for all supplies.	VCCIO/10	10	V/ms

**Table 36: HVIO DC Electrical Characteristics** 

I/O Standard	V <sub>IL</sub>	(V)	VIII	V <sub>IH</sub> (V)		V <sub>OH</sub> (V)
	Min	Max	Min	Max	Max	Min
3.3 V LVCMOS	-0.3	0.8	2.1	3.465	0.2	VCCIO33 - 0.2
3.0 V LVCMOS	-0.3	0.8	2.1	3.15	0.2	VCCIO33 - 0.2
3.3 V LVTTL	-0.3	0.8	2.1	3.465	0.4	2.4
3.0 V LVTTL	-0.3	0.8	2.1	3.15	0.4	2.4
2.5 V LVCMOS	-0.3	0.45	1.7	2.625	0.4	2.0
1.8 V LVCMOS	-0.3	0.58	1.27	1.89	0.45	VCCIO33 - 0.45

**Table 37: HVIO DC Electrical Characteristics** 

	Voltage (V)	Typical Hysteresis (mV)	Input Leakage Current (բA)	Tristate Output Leakage Current (µA)
	3.3	250	±10	±10
	2.5	250	±10	±10
ſ	1.8	200	±10	±10

Table 38: Single-Ended I/O and Dedicated Configuration Pins Schmitt Trigger Buffer Characteristic

Voltage (V)	VT+ (V) Schmitt Trigger Low-to- High Threshold	VT- (V) Schmitt Trigger High-to- Low Threshold	Input Leakage Current (բA)	Tri-State Output Leakage Current (բA)
3.3	1.73	1.32	±10	±10
2.5	1.37	1.01	1.01 ±10	
1.8	1.05	0.71	±10	±10

Table 39: HSIO Pins Configured as Single-Ended I/O DC Electrical Characteristics

I/O Standard	V <sub>IL</sub> (V)		V <sub>IH</sub>	V <sub>IH</sub> (V)		V <sub>OH</sub> (V)	
	Min	Max	Min	Max	Max	Min	
1.8 V LVCMOS	-0.3	0.58	1.27	1.89	0.45	VCCIO - 0.45	
1.5 V LVCMOS	-0.3	0.35 * VCCIO	0.65 * VCCIO	1.575	0.25 * VCCIO	0.75 * VCCIO	
1.2 V LVCMOS	-0.3	0.35 * VCCIO	0.65 * VCCIO	1.26	0.25 * VCCIO	0.75 * VCCIO	
1.8 V HSTL	_	VREF - 0.1	VREF + 0.1	_	0.4	VCCIO - 0.4	
1.5 V HSTL	-	VREF - 0.1	VREF + 0.1	-	0.4	VCCIO - 0.4	
1.2 V HSTL	-0.15	VREF - 0.08	VREF + 0.08	VREF + 0.15	0.25 * VCCIO	0.75 * VCCIO	
1.8 V SSTL	-0.3	VREF - 0.125	VREF + 0.125	VCCIO + 0.3	VTT - 0.603	VTT + 0.603	
1.5 V SSTL	_	VREF - 0.1	VREF + 0.1	_	0.2 * VCCIO	0.8 * VCCIO	
1.2 V SSTL	_	VREF - 0.1	VREF + 0.1	_	0.2 * VCCIO	0.8 * VCCIO	

Table 40: HSIO Pins Configured as Single-Ended I/O DC Electrical Characteristics

I/O Standard	VREF (V)		Vtt (V)			
	Min	Тур	Max	Min	Тур	Max
1.8 V HSTL	0.85	0.9	0.95	_	0.5 * VCCIO	_
1.5 V HSTL	0.68	0.75	0.9	-	0.5 * VCCIO	-
1.2 V HSTL	0.47 * VCCIO	0.5 * VCCIO	0.53 * VCCIO	-	0.5 * VCCIO	-
1.8 V SSTL	0.8333	0.9	0.969	VREF - 0.04	VREF	VREF + 0.04
1.5 V SSTL	0.49 * VCCIO	0.5 * VCCIO	0.51 * VCCIO	0.49 * VCCIO	0.5 * VCCIO	0.51 * VCCIO
1.2 V SSTL	0.49 * VCCIO	0.5 * VCCIO	0.51 * VCCIO	0.49 * VCCIO	0.5 * VCCIO	0.51 * VCCIO

Table 41: HSIO Pins Configured as Differential SSTL I/O Electrical Characteristics

I/O Standard	V <sub>SWING (DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>SWING (AC)</sub> (V)	
	Min	Max	Max	Тур	Max	Min	Max
1.8 V SSTL	0.25	VCCIO + 0.6	VCCIO/2 - 0.175	-	VCCIO/2 + 0.175	0.5	VCCIO + 0.6
1.5 V SSTL	0.2	_	VCCIO/2 - 0.15	-	VCCIO/2 + 0.15	0.35	-
1.2 V SSTL	0.18	_	VREF- 0.15	VCCIO /2	VREF + 0.15	-0.3	0.3

Table 42: HSIO Pins Configured as Differential HSTL I/O Electrical Characteristics

I/O Standard	V <sub>DIF (I</sub>	<sub>DC)</sub> (V)		V <sub>X (AC)</sub> (V)		,	V <sub>CM (DC)</sub> (V	)	V <sub>DIF (</sub>	<sub>AC)</sub> (V)
	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
1.8 V HSTL	0.2	_	0.78	_	1.12	0.78	-	1.12	0.4	-
1.5 V HSTL	0.2	_	0.68	_	0.9	0.68	-	0.9	0.4	_
1.2 V HSTL	0.16	VCCIO + 0.3	_	0.5 * VCCIO	_	0.4 * VCCIO	0.5 * VCCIO	0.6 * VCCIO	0.3	VCCIO + 0.48

Table 43: HSIO Pins Configured as Single-Ended I/O DC Electrical Characteristics

Voltage (V)	Typical Hysteresis (mV)	Input Leakage Current (μA)	Tristate Output Leakage Current (µA)
1.8	200	±10	±10
1.5	160	±10	±10
1.2	140	±10	±10

**Table 44: Maximum Toggle Rate** 

1/0	I/O Standard	Speed Grade	Serialization Mode	Max Toggle Rate (Mbps) <sup>(11)(12)</sup>
HVIO	3.0 V / 3.3 V LVTTL, 3.0 V / 3.3 V LVCMOS	All	-	200
HVIO	2.5 V LVCMOS	All	-	100
HVIO	1.8 V LVCMOS	All	-	400
HSIO	1.8 V / 1.5 V / 1.2 V LVCMOS	All	-	400
HSIO	1.8 V / 1.5 V / 1.2 V SSTL, 1.8 V / 1.5 V / 1.2 V HSTL	All	-	800
HSIO	LVDS	13, C4	Full-rate	1,000
			Half-rate	1,500
		C3	Full-rate	1,000
			Half-rate	1,300
		I3L, C4L	Full-rate	800
			Half-rate	1,250
		C3L	Full-rate	800
			Half-rate	1,100
HSIO	Sub-LVDS	C3,C4, I3	Full-rate	1,000
			Half-rate	1,250
		C3L, C4L, I3L	Full-rate	800
			Half-rate	1,250
HSIO	MIPI lane	13, C4	-	1,500
		C3	-	1,300
		I3L, C4L	-	1,250
		C3L	-	1,100

Table 45: HVIO Internal Weak Pull-Up and Pull-Down Resistance

I/O Standard	ı	Internal Pull-Up Internal Pull-Down		p Internal Pull-Down		Units	
	Min	Тур	Max	Min	Тур	Max	
3.3 V LVTTL/LVCMOS	25	42	67	24	29	33	kΩ
3.0 V LVTTL/LVCMOS	25	42	67	24	29	33	kΩ
2.5 V LVCMOS	25	42	67	24	29	33	kΩ
1.8 V LVCMOS	25	35	45	24	29	33	kΩ

The maximum toggle rate is dependent on the drive strength and external load conditions. Perform IBIS simulation to determine the optimal drive strength setting to achieve the targeted toggle rate.

All I/O standards are characterized with 5 pF load, except for LVTTL and LVCMOS standards which are characterized with 15 pF load.

### Table 46: HSIO Internal Weak Pull-Up and Pull-Down Resistance

CDONE and CRESET\_N also have an internal weak pull-up with these values.

I/O Standard	Internal Pull-Up Internal Pull-Down			Units			
	Min	Тур	Max	Min	Тур	Max	
1.8 V LVCMOS/HSTL/SSTL	18	27	47	18	27	47	kΩ
1.5 V LVCMOS/HSTL/SSTL	22	38	65	22	38	65	kΩ
1.2 V LVCMOS/HSTL/SSTL	40	66	135	40	66	135	kΩ

### Table 47: Single-Ended I/O Programmable Delay Chain Step Size

Delay Type	Speed Grade			Units	
		Min	Тур	Max	1
Static	C3, C4, I3	35	55	75	ps
	C3L, C4L, I3L	50	68	89	ps
Dynamic	C3, C4, I3	12	18	24	ps
	C3L, C4L, I3L	15	22	28	ps

### Table 48: Differential I/O Programmable Delay Chain Step Size

Delay Type	Speed Grade		Delay per Step				
		Min	Тур	Max			
Static and Dynamic	C3, C4, I3	12	18	24	ps		
	C3L, C4L, I3L	15	22	28	ps		

#### **Table 49: Block RAM Characteristics**

Symbol	Description	Speed Grade		Units
		C3, C4, I3	C3L, C4L, I3L	
f <sub>MAX</sub>	Block RAM maximum frequency.	1,000	800	MHz

#### **Table 50: DSP Block Characteristics**

Symbol	Description	Speed	Grade	Units
		C3, C4, I3	C3L, C4L, I3L	
f <sub>MAX</sub>	DSP block maximum frequency.	1,000	800	MHz

#### **Table 51: Global Clock Buffer Block Characteristics**

Symbol	Description	Speed	Units	
		C3, C4, I3	C3L, C4L, I3L	
f <sub>MAX</sub>	Global clock buffer block maximum frequency.	1,000	800	MHz

#### **Table 52: DPA Performance**

Description	Speed	Speed Grade		
	C3, C4, I3	C3L, C4L, I3L		
DPA maximum data rate.	1,000	800	Mbps	

## **HSIO Electrical and Timing Specifications**

The HSIO pins comply with the LVDS EIA/TIA-644 electrical specifications.



**Important:** All specifications are preliminary and pending hardware characterization.

## HSIO as LVDS, Sub-LVDS, Bus-LVDS, RSDS, Mini LVDS, and SLVS

**Table 53: HSIO Electrical Specifications when Configured as LVDS** 

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
LVDS TX			·	•	·	
V <sub>CCIO</sub>	LVDS transmitter voltage supply	-	1.71	1.8	1.89	V
V <sub>OD</sub>	Output differential voltage	RL = 100 Ω	200	350	450	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub>	-	_	_	50	mV
V <sub>OCM</sub>	Output common mode voltage	-	1.125	1.2	1.375	V
ΔV <sub>OCM</sub>	Change in V <sub>OCM</sub>	-	-	_	50	mV
LVDS RX						
V <sub>ID</sub>	Input differential voltage	-	100	_	600	mV
V <sub>ICM</sub>	Input common mode voltage (fmax <= 1000 Mbps)	-	100	_	1,600	mV
	Input common mode voltage (fmax > 1000 Mbps)	-	700	_	1,400	mV
Vi	Input voltage valid range	-	0	_	1.89	V

**Table 54: HSIO Timing Specifications when Configured as LVDS** 

Parameter	Description	Min	Тур	Max	Unit
t <sub>LVDS_CPA</sub>	LVDS TX reference clock output phase accuracy	-5	-	+5	%
t <sub>LVDS_skew</sub>	LVDS TX lane-to-lane skew	-	200	-	ps

**Table 55: HSIO Electrical Specifications when Configured as Sub-LVDS** 

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
Sub-LVDS T	x	·			•	
VCCIO	Sub-LVDS transmitter voltage supply	_	1.71	1.8	1.89	V
V <sub>OD</sub>	Output differential voltage	RL = 100 Ω	100	150	200	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub>	_	-	_	50	mV
V <sub>OCM</sub>	Output common mode voltage	_	0.8	0.9	1.0	V
ΔV <sub>OCM</sub>	Change in V <sub>OCM</sub>	-	_	_	50	mV
Sub-LVDS R	x					,
V <sub>ID</sub>	Input differential voltage	_	100	_	600	mV
V <sub>ICM</sub>	Input common mode voltage	-	100	_	1600	mV
Vi	Input voltage valid range	-	0	_	1.89	V

Table 56: HSIO Electrical Specifications when Configured as Bus-LVDS

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
Bus-LVDS T	(	•		•		•
VCCIO	Voltage supply for LVDS transmitter	-	1.71	1.8	1.89	V
V <sub>OD</sub>	Differential output voltage	RL = 27 Ω	200	250	300	mV
ΔV <sub>OD</sub>	Static difference of VOD (between 0 and 1)	-	-	-	50	mV
V <sub>OC</sub>	Output common mode voltage	-	1.125	1.2	1.375	V
ΔV <sub>OC</sub>	Output common mode voltage offset	-	-	_	50	mV
Bus-LVDS R	X	,			1	,
V <sub>ID</sub>	Differential input voltage	-	100	_	600	mV
V <sub>IC</sub>	Differential input common mode	-	100	_	1600	mV
Vi	Valid input voltage range	-	0	_	1.89	V

Table 57: HSIO Electrical Specifications when Configured as RSDS, Mini LVDS and SLVS

IO standard	V <sub>ID</sub> (	(mV)	V <sub>ICM</sub>	(mV)		V <sub>OD</sub> (mV)			V <sub>OCM</sub> (mV)	
	Min	Max	Min	Max	Min	Тур	Max	Min	Тур	Max
RSDS	100	-	300	1400	100	200	600	500	1200	1400
Mini LVDS	200	600	400	1325	250	-	600	1000	1200	1400
SLVS	100	400	100	300	150	200	250	140	200	270

## HSIO as High-Speed and Low-Power MIPI Lane

The MIPI transmitter and receiver lanes are compliant to the MIPI Alliance Specification for D-PHY Revision 1.1.

Table 58: HSIO DC Specifications when Configured as High–Speed MIPI TX Lane

Parameter	Description	Min	Тур	Max	Unit
VCCIO	High–speed transmitter voltage supply	1.14	1.2	1.26	V
V <sub>CMTX</sub>	High-speed transmit static common-mode voltage	150	200	250	mV
ΔV <sub>CMTX</sub>	V <sub>CMTX</sub> mismatch when output is Differential–1 or Differential–0	-	_	5	mV
V <sub>OD</sub>	High-speed transmit differential voltage	140	200	270	mV
$ \Delta V_{OD} $	V <sub>OD</sub> mismatch when output is Differential— 1 or Differential—0	-	_	14	mV
V <sub>OHHS</sub>	High-speed output high voltage	-	-	360	mV
V <sub>CMRX</sub>	Common mode voltage for high-speed receive mode	70	_	330	mV

### Table 59: HSIO DC Specifications when Configured as Low–Power MIPI TX Lane

Parameter	Description	Min	Тур	Max	Unit
V <sub>OH</sub>	Thevenin output high level	1.1	1.2	1.3	V
V <sub>OL</sub>	Thevenin output low level	-50	-	50	mV
Z <sub>OLP</sub>	Output impedance of low-power transmitter	110	-	-	Ω

### Table 60: HSIO DC Specifications when Configured as High-Speed MIPI RX Lane

Parameter	Description	Min	Тур	Max	Unit
V <sub>CMRX(DC)</sub>	Common mode voltage high-speed receiver mode	70	_	330	mV
V <sub>IDTH</sub>	Differential input high threshold	-	_	70	mV
V <sub>IDTL</sub>	Differential input low threshold	-70	_	_	mV
V <sub>IHHS</sub>	Single-ended input high voltage		-	460	mV
V <sub>ILHS</sub>	Single-ended input low voltage	-40	_	_	mV

### Table 61: HSIO DC Specifications when Configured as Low–Power MIPI RX Lane

Parameter	Description	Min	Тур	Max	Unit
V <sub>IH</sub>	Logic 1 input voltage	880	-	-	mV
V <sub>IL</sub>	Logic 0 input voltage, not in ULP state	-	_	550	mV
V <sub>IL-ULPS</sub>	Logic 0 input voltage, ULPS state	-	_	300	mV
V <sub>HYST</sub>	Input hysteresis	25	-	-	mV

## **PLL Timing and AC Characteristics**

The following tables describe the PLL timing and AC characteristics.



**Important:** All specifications are preliminary and pending hardware characterization.

#### **Table 62: PLL Timing**

Symbol	Parameter	Min	Тур	Max	Units
F <sub>IN</sub>	Input clock frequency.	16	_	800	MHz
F <sub>OUT</sub>	Output clock frequency.	0.1342	-	1,000	MHz
F <sub>VCO</sub>	PLL VCO frequency.	2,200	-	5,500	MHz
F <sub>PLL</sub>	Post-divider PLL VCO frequency.	-	-	4,000	MHz
F <sub>PFD</sub>	Phase frequency detector input frequency.	16	-	800	MHz

## **Table 63: PLL AC Characteristics** (13)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DT</sub>	Output clock duty cycle.	45	50	55	%
t <sub>OPJIT</sub> (PK - PK) <sup>(14)</sup>	Output clock period jitter (PK-PK).	-	_	200	ps
t <sub>OPJITN</sub> (PK - PK) <sup>(15)(16)</sup>	Output clock period jitter (PK-PK) with noisy input.	-	_	400	ps
t <sub>PLL_HLW</sub>	PLL input clock HIGH/LOW pulse width	0.56	_	_	ns
t <sub>LOCK</sub>	PLL lock-in time.	_	300	500	PFD <sup>(17)</sup>

Test conditions at nominal voltage and room temperature.

Test conditions at nominal voltage and room temperature.

The output jitter specification applies to the PLL jitter when an input jitter of 20 ps is applied.

The output jitter specification applies to the PLL jitter with maximum allowed input jitter of 800 ps.

The period jitter is measured over 10,000 sample size with minimal core and I/O activity.

PFD cycle equals to reference clock division divided by reference clock frequency.

## **Configuration Timing**



**Important:** All specifications are preliminary and pending hardware characterization.

The Ti35 FPGA has the following configuration timing specifications.



**Note:** Refer to AN 033: Configuring *Ti-series* FPGAs for detailed configuration information.

## **Timing Waveforms**

Figure 41: SPI Active Mode (x1) Timing Sequence






Figure 42: SPI Passive Mode (x1) Timing Sequence



**Figure 43: JTAG Timing Waveform** 



## **Timing Parameters**

**Table 64: All Modes** 

Symbol	Parameter	Min	Тур	Max	Units
t <sub>CRESET_N</sub>	Minimum CRESET_N low pulse width required to trigger re-configuration.	0.32	_	_	μ <b>S</b>
t <sub>USER</sub>	Minimum configuration duration after CDONE goes high before entering user mode. (18)(19) Test condition at 10 k $\Omega$ pull-up resistance and 10 pF output loading on CDONE pin.	25	_	_	μ <b>S</b>

#### **Table 65: Active Mode**

Symbol	Parameter	Frequency	Min	Тур	Max	Units
f <sub>MAX_M</sub>	Active mode internal configuration clock	DIV1	52	80	100	MHz
	frequency.	DIV2	26	40	52	MHz
		DIV4	13	20	26	MHz
		DIV8	6.5	10	13	MHz
f <sub>MAX_M_EXTCLK</sub>	Active mode external configuration clock frequency.	_	-	-	100	MHz
t <sub>SU</sub>	Setup time. Test condition at 1.8 V I/O standard and 0 pF output loading.	-	3	-	-	ns
t <sub>H</sub>	Hold time. Test condition at 1.8 V I/O standard and 0 pF output loading.	_	0	_	-	ns

#### **Table 66: Passive Mode**

Symbol	Parameter	Min	Тур	Max	Units
f <sub>MAX_S</sub>	Passive mode configuration clock frequency.	-	_	100	MHz
t <sub>CLKH</sub>	Configuration clock pulse width high.	4.8	-	-	ns
t <sub>CLKL</sub>	Configuration clock pulse width low.	4.8	-	-	ns
t <sub>SU</sub>	Setup time.	2	-	-	ns
t <sub>H</sub>	Hold time.	1	-	-	ns
t <sub>DMIN</sub>	Minimum time between deassertion of CRESET_N to first valid configuration data.	32	-	_	μS

<sup>(18)</sup> The FPGA may go into user mode before t<sub>USER</sub> has elapsed. However, *Elitestek* recommends that you keep the system interface to the FPGA in reset until tuser has elapsed.

For JTAG programming, the min  $t_{USER}$  configuration time is required after CDONE goes high and the FPGA receives the ENTERUSER instruction from the JTAG host (TAP controller in UPDATE\_IR state).

**Table 67: JTAG Mode** 

Symbol	Parameter	Min	Тур	Max	Units
f <sub>TCK</sub>	TCK frequency.	_	-	10	MHz
t <sub>TDISU</sub>	TDI setup time.	15	_	_	ns
t <sub>TDIH</sub>	TDI hold time.	2.5	-	-	ns
t <sub>TMSSU</sub>	TMS setup time.	15	-	-	ns
t <sub>TMSH</sub>	TMS hold time.	2.5	-	-	ns
t <sub>TCKTDO</sub>	TCK falling edge to TDO output.	-	-	30	ns

# **Pinout Description**

The following tables describe the pinouts for power, ground, configuration, and interfaces.

**Table 68: Power and Ground Pinouts** 

xx indicates the bank location.

Function	Description	
VCC	Core power supply.	
VCCA_xx	PLL analog power supply.	
VCCAUX	1.8 V auxiliary power supply.	
VCCIO33_xx	HVIO bank power supply.	
VCCIOxx	HSIO bank power supply.	
VCCIOxx_yy_zz	Power for HSIO banks that are shorted together. xx, yy, and zz are the bank locations. For example:  VCCIO1B_1C shorts banks 1B and 1C	
GND	Ground.	

### **Table 69: GPIO Pinouts**

x indicates the location (T, B, L, or R); xx indicates the bank location; n indicates the number; yyyy indicates the function.

Function	Direction	Description
GPIOx_n	I/O	HVIO for user function. User I/O pins are single-ended.
GPIOx_n_yyyy	I/O	HVIO or multi-function pin.
GPIOx_N_n GPIOx_P_n	I/O	HSIO transmitter, receiver, or both.
GPIOx_N_n_yyyy GPIOx_P_n_yyyy	I/O	HSIO transmitter, receiver, both, or multi-function.
REF_RES_xx	-	REF_RES is a reference resistor to generate constant current for the related circuits.
		Connect the following REF_RES pins to ground through a 10 k $\Omega$ resistor with a tolerance of ±1% :
		REF_RES_ 2A and REF_RES_4A pins must be connected
		REF_RES pin of the particular bank, if pins in the bank are used as LVDS TX or MIPI TX lane.
		REF_RES_3A pin, if internal oscillator is used.
		REF_RES_3A pin, if blowing of fuses for FPGA security is required.
		You can leave the REF_RES pins floating if none of the above are applicable.

### **Table 70: Alternate Function Pinouts**

n is the number.

Function	Direction	Description
CLKn	Input	Single ended input for global clock and control network resource. The number of inputs is package dependent.
PLLINn	Input	PLL reference clock resource. The number of reference clock resources is package dependent.

## **Table 71: Dedicated Configuration Pins**

These pins cannot be used as general-purpose I/O after configuration.

Pins	Direction	Description	Use External Weak Pull- Up During Configuration
CDONE	I/O	Configuration done status pin. CDONE is an open drain output; connect it to an external pull-up resistor to VCCIO. When CDONE = 1, the configuration is complete. If you hold CDONE low, the device will not enter user mode.	✓
CRESET_N	Input	Initiates FPGA re-configuration (active low). Pulse CRESET_N low for a duration of $t_{creset\_N}$ before asserting CRESET_N from low to high to initiate FPGA re-configuration. This pin does not perform a system reset.	<b>✓</b>
TCK	Input	JTAG test clock input (TCK). The rising edge loads signals applied at the TAP input pins (TMS and TDI). The falling edge clocks out signals through the TAP TDO pin.	<b>✓</b>
TMS	Input	JTAG test mode select input (TMS). The I/O sequence on this input controls the test logic operation . The signal value typically changes on the falling edge of TCK. TMS is typically a weak pull-up; when it is not driven by an external source, the test logic perceives a logic 1.	✓
TDI	Input	JTAG test data input (TDI). Data applied at this serial input is fed into the instruction register or into a test data register depending on the sequence previously applied at TMS. Typically, the signal applied at TDI changes state following the falling edge of TCK while the registers shift in the value received on the rising edge. Like TMS, TDI is typically a weak pull-up; when it is not driven from an external source, the test logic perceives a logic 1.	✓
TDO	Output	JTAG test data output (TDO). This serial output from the test logic is fed from the instruction register or from a test data register depending on the sequence previously applied at TMS. During shifting, data applied at TDI appears at TDO after a number of cycles of TCK determined by the length of the register included in the serial path. The signal driven through TDO changes state following the falling edge of TCK. When data is not being shifted through the device, TDO is set to an inactive drive state (e.g., high-impedance).	✓

<sup>(20)</sup> CDONE has a drive strength of 12 mA at 1.8 V.

## **Table 72: Dual-Purpose Configuration Pins**

In user mode (after configuration), you can use these dual-purpose pins as general I/O.

Pins	Direction	Description	Use External Weak Pull-Up During Configuration
CBSEL[1:0]	Input	Optional multi-image selection input (if external multi-image configuration mode is enabled).	√ <sup>(21)</sup>
ССК	I/O	Passive SPI input configuration clock or active SPI output configuration clock.	Optional <sup>(22)</sup>
CDIn	I/O	n is a number from 0 to 31 depending on the SPI configuration.  0: Passive serial data input or active serial output.  1: Passive serial data output or active serial input.  n: Parallel I/O.  In multi-bit daisy chain connection, the CDIn (31:0) connects to the data bus in parallel.	Optional <sup>(22)</sup>
CSI	Input	Chip select.  0: The FPGA is not selected or enabled and will not be configured.  1: Selects the FPGA for configuration (SPI and JTAG configuration).	~
CSO	Output	Chip select output. Selects the next device for cascading configuration. (23)	N/A
NSTATUS	Output	Indicates a configuration error. When the FPGA drives this pin low, it indicates an ID mismatch, the bitstream CRC check has failed, or remote update has failed.	N/A
SSL_N	Input	Active-low configuration mode select. The FPGA senses the value of SSL_N when it comes out of reset (pulse CRESET_N low to high).  0: Passive mode  1: Active mode  In active configuration mode, SSL_N serves as a chip select to the flash device 1 (CDI0 - CDI3).	Optional <sup>(22)</sup>
SSU_N	Output	In active configuration mode (dual quad mode), SSU_N serves as a chip select to the flash device 2 (CDI4 - CDI7).	Optional <sup>(22)</sup>
EXT_CONFIG_CLK	I/O	In active mode, EXT_CONFIG_CLK pin is connected to an external clock, to be used as a configuration clock.	Optional <sup>(22)</sup>
TEST_N	Input	Active-low test mode enable signal. Set to 1 to disable test mode. During configuration, rely on the external weak pull-up or drive this pin high.	~

<sup>(21)</sup> Not applicable to single-image or remote update.
(22) Optional unless pull-up is required by external load.
(23) Cascaded configuration is not supported in the F100S3F2 package.

# Ti35 Interface Floorplan



**Note:** The numbers in the floorplan figures indicate the HVIO and HSIO number ranges. Some packages may not have all HVIO or HSIO pins in the range bonded out. Refer to the Ti35 Pinout for information on which pins are available in each package.

Dimensions not to scale

PLL\_BR

BR

 Left
 Right

 TL
 2A
 2B
 TR

 PLL\_TL
 0
 8
 9
 17
 PLL\_TR


 18
 Quantum Compute Fabric
 19
 I/O bank
 Dedicated blocks

 9
 PLL
 HSIO

 4
 0
 0
 0

Figure 44: Floorplan Diagram for F100S3F2 Packages





## **Efinity Software Support**

The Efinity® software provides a complete tool flow from RTL design to bitstream generation, including synthesis, place-and-route, and timing analysis. The software has a graphical user interface (GUI) that provides a visual way to set up projects, run the tool flow, and view results. The software also has a command-line flow and Tcl command console. The Efinity® software supports simulation flows using the ModelSim, NCSim, or free iVerilog simulators. An integrated hardware Debugger with Logic Analyzer and Virtual I/O debug cores helps you probe signals in your design. The software-generated bitstream file configures the Ti35 FPGA. The software supports the Verilog HDL and VHDL languages.

## **Ordering Codes**

Refer to the *Ti-series* Selector Guide for the full listing of Ti35 ordering codes.

# **Revision History**

**Table 73: Revision History** 

Date	Version	Description
August 2023	2.9	Updated Programmable Delay Chains section, and added static and dynamic delay step size specs. (DOC-1342)  Added note about keeping both the current and the next clocks toggling during
		dynamic clock switching. (DOC-1405)
June 2023	2.8	Added note about 7 x 6 Quad mode output is truncated to 12-bit (DOC-1295)
		Added slvs option for HSIO configured as LVDS blocks. (DOC-1190)
		Updated SPI Flash Memory port list. (DOC-1296)
May 2023	2.7	Improved MIPI RX function description and added missing MIPI RX signal descriptions. (DOC-1173)
		Updated 2.5 V LVCMOS max toggle rate. (DOC-1251)
		Replaced t <sub>LVDS_DT</sub> and t <sub>INDT</sub> specs with t <sub>PLL_HLW</sub> and t <sub>LVDS_CPA</sub> . (DOC-1189) Updated PLL LOCKED signal description. (DOC-1208)
April 2023	2.6	Added LVDS RX DBG signals. (DOC-1124)
		Added note about using LVDS blocks from the same side of the FPGA to minimize skew. (DOC-1150)
		Updated PLL RSTN signal description about de-asserting only when CLKIN is stable. (DOC-1226)
February 2023	2.5	Standardized VCCA pin names. (DOC_1114)
		Added note about achieving maximum toggle rate. (DOC-1099)
		Added link in Power Up Sequence pointing to the Web Interactive Hardware Design Checklist and Guidelines. (DOC-1123)
		Updated REF_RES_3A pin connection requirement in the Pinout Description topic.
December 2022	2.4	Updated configuration pins external weak pull-up requirements. (DOC-1035)
		Added DPA specs and updated DPA description to support full-rate serialization mode only. (DOC-1078)
		Updated LVDS and sub-LVDS specs to include half-rate and full-rate serialization. (DOC-1078)
		Updated JTAG configuration timing specs. (DOC-1083)
October 2022	2.3	Updated REF_RES_xx pins connection requirement. (DOC-943)
September 2022	2.2	Updated t <sub>CRESET_N</sub> spec. (DOC-876)
		Corrected MIPI RX Lane Block Diagram. (DOC-878)
		Removed GCTRL and RCTRL. (DOC-895)
		Added note recommending up to only 2 cascading PLLs. (DOC-931)
		Updated description about differential receivers are powered by VCCAUX. (DOC-929)
July 2022	2.1	Updated note about pins separation when using HSIO as GPIO, LVDS, or MIPI lanes. (DOC-769)
		Removed footnote in Minimum Power Supply Current Transient table. (DOC-818)
		Corrected SSU_N pin direction.
		Added note about I/O availability when enabling SPI flash memory access during user mode for F100S3F2 packages. (DOC-824)
		Updated I/O Banks by Package table.
		Corrected available single-ended HSIO for W64 package.

Date	Version	Description
April 2022	2.0	Updated test condition load to maximum load in Maximum Toggle Rate Table. (DOC-781)
		Corrected description for differential TX static programmable delay. (DOC-786)
		Added notes about VCC requirements in SPI flash memory and HyperRAM for F100S3F2 packages. (DOC-773)
		Added PLL period jitter spec with noisy input clock specs and updated test condition note. (DOC-771)
		Updated HyperRAM clock rate and double data rate speed. (DOC-793)
April 2022	1.9	Updated figure title for Connections for Clock and RX Data Lane in the Same MIPI RX Group. (DOC-739)
		Updated LVDS/RSDS/mini-LVDS RX supported VCCIO. (DOC-740)
		Updated Power Supply Current Transient and power sequence. (DOC-761)
		Corrected RD and RST signal directions in MIPI RX Lane Block Diagram.
March 2022	1.8	Updated power supply ramp rate and power up sequence diagram. (DOC-631)
		Updated external pull-up requirement for dual-purpose configuration pins. (DOC-734)
February 2022	1.7	Corrected t <sub>H</sub> and t <sub>SU</sub> parameter label in SPI Passive Mode (x1) Timing Sequence figure.
1		Updated active and passive configuration timing specs. (DOC-708)
		Update 2.5 V LVCMOS V <sub>IH</sub> and V <sub>IL</sub> specs. (DOC-718)
		Added I <sub>IN</sub> and V <sub>IN</sub> specs. (DOC-652)
		Updated and improved clock and control network content and figures. (DOC-668)
		Updated MIPI and LVDS maximum toggle rate.
		Added note about the block RAM content is random and undefined if it is not initialized. (DOC-729)
January 2022	1.6	Corrected Available Package Options.
January 2022	1.5	Merged MIPI and LVDS data rate specs into Maximum Toggle Rate table.
January 2022	1.4	I/O banks for HVIO pins support dynamic voltage shifting. (DOC-444)
		Added Schmitt Trigger input buffer specs. (DOC-606)
		Added PLL reference clock input duty cycle specs. (DOC-661)
		Updated HVIO maximum toggle rate specs. (DOC-689)
		Removed I4 and I4L speed grades. (DOC-681)
		Updated global clock buffer, DSP, BRAM, HSIO as LVDS, and HSIO as MIPI lane specs. (DOC-693)
		Added internal weak pull-up resistor and drive strength specs for CDONE and CRESET_N. (DOC-635)
		Added ambient storage temperature spec. (DOC-678)
November 2021	1.3	Updated REF_RES_xx description and resistor tolerance. (DOC-602, DOC-603, DOC-605)
		Added Ordering Codes topic. (DOC-637)
		Added SRL8 resource number. (DOC-596)
		Added global clock buffer block characteristics. (DOC-577)
		Updated power up sequence, updated power supply ramp rates, updated tcrest_n and added power supply current transient specs. (DOC-643)
November 2021	1.2	Added internal weak pull-up and pull-down specs for HVIO and HSIO. (DOC-561)
		Updated the SHIFT[2:0] description in PLL Signals table and Dynamic Phase Shift
		topic. (DOC-570)
		Updated note about leaving unassigned pins when using HSIO as GPIO, LVDS, or MIPI lanes. (DOC-581)
		Updated the Security Feature topic. (DOC-538)
		Added a note in th <i>Ti-series</i> ngle Event Upset Detection topic referring to the <i>Ti-series</i> Interfaces User Guide for details on using this feature.
		Updated LVDS standard compliance which is TIA/EIA-644. (DOC-592)
		Updated F100 package name to F100S3F2. (DOC-593)

Date	Version	Description
October 2021	1.1	Updated the Security Feature topic.
		Updated DIV 2 active mode f <sub>MAX M</sub> typical and maximum values. (DOC-509)
		Added F <sub>PLL</sub> specs and updated the PLL block diagram to include F <sub>PLL</sub> . (DOC-512)
		Added note stating that all PLL outputs lock on the negative clock edge. (DOC-511)
		Updated sub-LVDS maximum toggle rate. (DOC-541)
		Added description about CLKOUT0 limitation. (DOC-533)
		Updated HyperRAM double-data rates to up to 500 Mbps. (DOC-554)
		Added connection requirements for unused resources in Power Up Sequence topic.
June 2021	1.0	Initial release.